

March 2000 Revised March 2000

74VCX164245

Low Voltage 16-Bit Dual Supply Translating Transceiver with 3-STATE Outputs

General Description

The VCX164245 is a dual supply, 16-bit translating transceiver that is designed for 2 way asynchronous communication between busses at different supply voltages by providing true signal translation. The supply rails consist of $V_{\rm CCB}$, which is the higher potential rail operating at 2.3 to 3.6V and $V_{\rm CCA}$, which is the lower potential rail operating at 1.65 to 2.7V. ($V_{\rm CCA}$ must be less than or equal to $V_{\rm CCB}$ for proper device operation.) This dual supply design allows for translation from 1.8V to 2.5V busses to busses at a higher potential, up to 3.3V.

The Transmit/Receive (T/\overline{R}) input determines the direction of data flow. Transmit (active-HIGH) enables data from A Ports to B Ports; Receive (active-LOW) enables data from B Ports to A Ports.The Output Enable (\overline{OE}) input, when HIGH, disables both A and P Ports by placing them in a High-Z condition. The A Port interfaces with the lower voltage bus (1.8-2.5V); The B Port interfaces with the higher voltage bus (2.7-3.3V). Also the VCX164245 is designed so that the control pins $(T/\overline{R}_n, \overline{OE}_n)$ are supplied by V_{CCB}.

The 74VCX164245 is suitable for mixed voltage applications such as notebook computers using a 1.8V CPU and 3.3V peripheral components. It is fabricated with an Advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

Features

- Bidirectional interface between busses ranging from 1.65V to 3.6V
- Supports Live Insertion and Withdrawal (Note 1)
- \blacksquare Static Drive (I_OH/I_OL)

 \pm 24 mA @ 3.0V V_{CC} \pm 18 mA @ 2.3V V_{CC}

±6 mA @ 1.65V V_{CC}

- Uses patented noise/EMI reduction circuitry
- Functionally compatible with 74 series 16245
- Latchup performance exceeds 300 mA
- ESD performance:

Human Body Model >2000V Machine model >200V

Note 1: To ensure the high impedance state during power up or power down, OE_n should be tied to V_{CCB} through a pull up resistor. The minimum value of the resistor is determined by the current sourcing capability of the driver.

Ordering Code:

| Order Number | Package Number | Package Description | | |
|----------------|----------------|---|--|--|
| 74VCX164245MTD | MTD48 | 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide | | |

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code

Logic Diagram



Pin Descriptions

| Pin Names | Description |
|---------------------------------|----------------------------------|
| OE n | Output Enable Input (Active LOW) |
| T/R _n | Transmit/Receive Input |
| A ₀ -A ₁₅ | Side A Inputs or 3-STATE Outputs |
| B ₀ -B ₁₅ | Side B Inputs or 3-STATE Outputs |

Quiet Series™ is a trademark of Fairchild Semiconductor Corporation.

Connection Diagram

| T/\bar{R}_1 | 1 | _ | 48 | — ΘΕ ₁ |
|--------------------|-----|---|----|--------------------------|
| В ₀ — | 2 | | 47 | — A ₀ |
| В ₁ — | 3 | | 46 | — A ₁ |
| GND — | 4 | | 45 | — GND |
| В ₂ — | 5 | | 44 | — A ₂ |
| В3 — | 6 | | 43 | — A ₃ |
| V _{CCB} — | 7 | | 42 | — V _{CCA} |
| В4 — | 8 | | 41 | — A ₄ |
| В ₅ — | 9 | | 40 | — A ₅ |
| GND - | 10 | | 39 | - GND |
| В ₆ — | 1.1 | | 38 | — A ₆ |
| В7 — | 12 | | 37 | — A ₇ |
| В ₈ — | 13 | | 36 | — A ₈ |
| В ₉ — | 14 | | 35 | — A ₉ |
| GND - | 15 | | 34 | — GND |
| В ₁₀ — | 16 | | 33 | — A ₁₀ |
| B _{1 1} — | 17 | | 32 | — A _{1 1} |
| V _{CCB} — | 18 | | 31 | − ν _{cca} |
| В ₁₂ — | 19 | | 30 | — A _{1 2} |
| B _{1 3} — | 20 | | 29 | — A ₁₃ |
| GND - | 21 | | 28 | - GND |
| B ₁₄ — | 22 | | 27 | — A _{1 4} |
| B ₁₅ — | 23 | | 26 | — A ₁₅ |
| T/R_2 | 24 | | 25 | − ΘE ₂ |
| | | | | l |
| | | | | |

Truth Tables

| Inputs | | |
|-----------------|------------------|---|
| OE ₁ | T/R ₁ | Outputs |
| L | L | Bus B ₀ –B ₇ Data to Bus A ₀ –A ₇ |
| L | Н | Bus A ₀ -A ₇ Data to Bus B ₀ -B ₇ |
| Н | X | HIGH Z State on A ₀ -A ₇ , B ₀ -B ₇ |

| Inp | uts | |
|-----------------|------------------|---|
| OE ₂ | T/R ₂ | Outputs |
| L | L | Bus B ₈ –B ₁₅ Data to Bus A ₈ –A ₁₅ |
| L | Н | Bus A ₈ -A ₁₅ Data to Bus B ₈ -B ₁₅ |
| Н | X | HIGH-Z State on A ₈ -A ₁₅ , B ₈ -B ₁₅ |


- H = HIGH Voltage Level
- L = LOW Voltage Level
 X = Immaterial (HIGH or LOW, inputs may not float)
- Z = High Impedance


Translator Power Up Sequence Recommendations

To guard against power up problems, some simple guidelines need to be adhered to. The VCX164245 is designed so that the control pins $(T/\overline{R}n, \overline{OE}_n)$ are supplied by V_{CCB} . Therefore the first recommendation is to begin by powering up the control side of the device, V_{CCB} . The \overrightarrow{OE}_n control pins should be ramped with or ahead of V_{CCB} , this will guard against bus contentions and oscillations as all A-Port and B Port outputs will be disabled. To ensure the high impedance state during power up or power down, $\overline{\text{OE}}_{n}$ should be tied to $V_{\mbox{\scriptsize CCB}}$ through a pull up resistor. The minimum value of the resistor is determined by the current

sourcing capability of the driver. Second, the $\ensuremath{T}\xspace/\overline{R}_n$ control pins should be placed at logic low (0V) level, this will ensure that the B-side bus pins are configured as inputs to help guard against bus contention and oscillations. B-side Data Inputs should be driven to a valid logic level (0V or V_{CCB}), this will prevent excessive current draw and oscillations. $V_{\mbox{\footnotesize CCA}}$ can then be powered up after $V_{\mbox{\footnotesize CCB}},$ but should never exceed the $V_{\mbox{\scriptsize CCB}}$ voltage level. Upon completion of these steps the device can then be configured for the users desired operation. Following these steps will help to prevent possible damage to the translator device as well as other system components.

Logic Diagrams





Please note that these diagrams are provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 2)

Recommended Operating Conditions (Note 4)

| Supp | ly١ | /ol | tage |
|------|-----|-----|------|
|------|-----|-----|------|

 $-0.5 \mbox{V to V}_{\mbox{CCB}}$ V_{CCA} -0.5V to 4.6V V_{CCB} DC Input Voltage (V_I) -0.5V to +4.6V

DC Output Voltage (V_{I/O})

Outputs 3-STATE

Outputs Active (Note 3) An

 $-0.5\mbox{V}$ to $\mbox{V}_{\mbox{CCA}} + 0.5\mbox{V}$ Bn $-0.5\mbox{V}$ to $\mbox{V}_{\mbox{CCB}} + 0.5\mbox{V}$

DC Input Diode Current (I_{IK})

DC Output Diode Current (I_{OK})

 $V_O < 0V$ -50 mA +50 mA $V_O > V_{CC}$ ±50 mA

DC Output Source/Sink Current

 (I_{OH}/I_{OL})

DC V_{CC} or Ground Current ±100 mA

Supply Pin (I_{CC} or Ground)

Storage Temperature (T_{STG}) -65°C to +150°C Power Supply (Note 5)

1.65V to 2.7V V_{CCA} 2.3V to 3.6V V_{CCB}

Input Voltage (V_I) @ \overline{OE} , T/R 0V to V_{CCB}

Input/Output Voltage (V_{I/O})

 A_n 0V to $V_{\mbox{\scriptsize CCA}}$ 0V to $V_{\mbox{\scriptsize CCB}}$

Output Current in I_{OH}/I_{OL}

±18 mA $V_{CCA} = 2.3V$ to 2.7V $V_{CCA} = 1.65V \text{ to } 1.95V$ +6 mA

 $V_{CCB} = 3.0V$ to 3.6V±24 mA

 $V_{CCB} = 2.3V \text{ to } 2.7V$ $\pm 18~\text{mA}$ Free Air Operating Temperature (T_A) -40°C to $+85^{\circ}\text{C}$

Minimum Input Edge Rate (Δt/ΔV)

 $V_{\mbox{\footnotesize{IN}}} = 0.8 \mbox{\footnotesize{V}}$ to 2.0 V, $V_{\mbox{\footnotesize{CC}}} = 3.0 \mbox{\footnotesize{V}}$

10 ns/V

Note 2: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: I_O Absolute Maximum Rating must be observed.

Note 4: Unused inputs or I/O pins must be held HIGH or LOW. They may

Note 5: Operation requires: $V_{CCA} \le V_{CCB}$

DC Electrical Characteristics (1.65V < $V_{CCA} \leq$ 1.95V, 2.3V < $V_{CCB} \leq$ 2.7V)

-0.5V to +4.6V

-50 mA

| Symbol | Parameter | | Conditions | V _{CCA} (V) | V _{CCB} (V) | Min | Max | Units |
|------------------------------------|---|--|---|-------------------------|-------------------------|------------------------|------------------------|-------|
| V_{IHA} | HIGH Level Input Voltage | A _n | | 1.65-1.95 | 2.3-2.7 | 0.65 x V _{CC} | | V |
| V_{IHB} | | B_n , T/\overline{R} , \overline{OE} | | 1.65-1.95 | 2.3-2.7 | 1.6 | | V |
| V_{ILA} | LOW Level Input Voltage | A _n | | 1.6-1.95 | 2.3-2.7 | | 0.35 x V _{CC} | V |
| V_{ILB} | | B_n , T/\overline{R} , \overline{OE} | | 1.65-1.95 | 2.3-2.7 | | 0.7 | V |
| V _{OHA} | HIGH Level Output Voltage | Э | $I_{OH} = -100 \mu A$ | 1.65-1.95 | 2.3-2.7 | V _{CCA} -0.2 | | V |
| | | | $I_{OH} = -6 \text{ mA}$ | 1.65 | 2.3-2.7 | 1.25 | | V |
| V_{OHB} | HIGH Level Output Voltage | Э | I _{OH} = -100 μA | 1.65-1.95 | 2.3-2.7 | V _{CCB} -0.2 | | V |
| | | | $I_{OH} = -18 \text{ mA}$ | 1.65-1.95 | 2.3 | 1.7 | | v |
| V _{OLA} | LOW Level Output Voltage |) | I _{OL} = 100 μA | 1.65-1.95 | 2.3-2.7 | | 0.2 | V |
| | | | I _{OL} = 6 mA | 1.65 | 2.3-2.7 | | 0.3 | v |
| V _{OLB} | LOW Level Output Voltage |) | I _{OL} = 100 μA | 1.65-1.95 | 2.3-2.7 | | 0.2 | V |
| | | | I _{OL} = 18 mA | 1.65-1.95 | 2.3 | | 0.6 | • |
| II | Input Leakage Current @ | OE, T/R | $0V \le V_I \le 3.6V$ | 1.65-1.95 | 2.3-2.7 | | ±5.0 | μΑ |
| l _{OZ} | 3-STATE Output Leakage | | 0V ≤ V _O ≤ 3.6V | | | | | |
| | | | OE = V _{CCB} | 1.65-1.95 | 2.3-2.7 | | ±10 | μΑ |
| | | | $V_I = V_{IH}$ or V_{IL} | | | | | |
| I _{OFF} | Power OFF Leakage Curre | ent | 0≤ (V _I , V _O) ≤ 3.6V | 0 | 0 | | 10 | μΑ |
| I _{CCA} /I _{CCB} | Quiescent Supply Current, | | $A_n = V_{CCA}$ or GND | 1.65-1.95 | 2.3–2.7 | | 20 | |
| | per supply, $V_{\rm CCA}$ / $V_{\rm CCB}$ | | B_n , \overline{OE} , & $T/\overline{R} = V_{CCB}$ or GND | 1.05-1.95 | 2.3-2.1 | | 20 | μΑ |
| | | | $V_{CCA} \le A_n \le 3.6V$ | 1.65-1.95 | 2.3–2.7 | | ±20 | μА |
| | | | $V_{CCB} \le B_n$, \overline{OE} , $T/\overline{R} \le 3.6V$ | 1.05-1.95 | 2.3-2.1 | | ±20 | μА |
| ΔI_{CC} | Increase in I _{CC} per Input, I | B _n , T/R, ŌE | $V_I = V_{CCB} - 0.6V$ | 1.65-1.95 | 2.3-2.7 | | 750 | μΑ |
| • | Increase in I _{CC} per Input, A | A _n | $V_I = V_{CCA} - 0.6V$ | 1.65-1.95 | 2.3-2.7 | | 750 | μА |

DC Electrical Characteristics (1.65V < $V_{CCA} \leq$ 1.95V, 3.0V < $V_{CCB} \leq$ 3.6V) Conditions Max Units V V_{IHA} HIGH Level 1.65-1.95 3.0-3.6 0.65 x V_{CC} B_n , T/\overline{R} , \overline{OE} Input Voltage 1.65-1.95 3.0-3.6 2.0 ٧ 0.35 x V_{CC} V_{ILA} LOW Level 1.65-1.95 3.0-3.6 Input Voltage B_n , T/R, \overline{OE} 1.65-1.95 3.0-3.6 0.8 ٧ V_{ILB} HIGH Level Output Voltage I_{OH} = -100 μA 1.65-1.95 3.0-3.6 V_{OHA} V_{CCA}-0.2 V $I_{OH} = -6 \text{ mA}$ 1.65 3.0-3.6 I_{OH} = -100 μA V_{OHB} HIGH Level Output Voltage 1.65-1.95 3.0-3.6 V_{CCA}-0.2 V I_{OH} = -24 mA 1.65-1.95 2.2 3.0 $I_{OL} = 100 \mu A$ V_{OLA} LOW Level Output Voltage 1.65-1.95 3.0-3.6 0.2 ٧ $I_{OL} = 6 \text{ mA}$ 1.65 3.0-3.6 0.3 $I_{OL} = 100 \mu A$ V_{OLB} LOW Level Output Voltage 1.65-1.95 3.0-3.6 0.2 ٧ I_{OL} = 24 mA 1.65-1.95 3.0 0.55 Input Leakage Current @ OE, T/R $0 \text{V} \leq \text{V}_{\text{I}} \leq 3.6 \text{V}$ 1.65-1.95 3.0-3.6 ±5.0 μΑ I_{\parallel} 3-STATE Output Leakage $0V \le V_O \le 3.6V$ I_{OZ} OE* = V_{CCB} 1.65-1.95 3.0-3.6 ±10 цΑ $V_I = V_{IH} \text{ or } V_{IL}$ Power Off Leakage Current $0 \le (V_I, V_O) \le 3.6V$ 0 0 10 μΑ I_{OFF} Quiescent Supply Current, $A_n = V_{CCA}$ or GND I_{CCA}/I_{CCB} 1.65-1.95 3.0-3.6 20 μΑ per supply, V_{CCA}/V_{CCB} B_n , \overline{OE} , & $T/\overline{R} = V_{CCB}$ or GND $V_{CCA} \le A_n \le 3.6V$ 1.65-1.95 3.0-3.6 ±20 μΑ $V_{CCB} \le B_n, \overline{OE}, T/\overline{R} \le 3.6V$ Increase in I_{CC} per Input, B_n , T/\overline{R} , \overline{OE} ΔI_{CC} $V_I = V_{CCB} - 0.6V$ 1.65-1.95 3.0-3.6 750 μΑ Increase in I_{CC} per Input, A_n $V_I = V_{CCA} - 0.6V$ 1.65-1.95 3.0-3.6 750 μΑ DC Electrical Characteristics (2.3V < V_{CCA} \le 2.7V, 3.0V \le V_{CCB} \le 3.6V) V_{CCA} (V) V_{ССВ} (V) Conditions Symbol Parameter Units HIGH Level Input Voltage An 2.3-2.7 3.0-3.6 1.6 ٧ V_{IHA} $B_n, \overline{T/R}, \overline{OE}$ 2.3-2.7 3.0-3.6 2.0 ٧ V_{IHB} LOW Level Input Voltage 2.3-2.7 3.0-3.6 0.7 ٧ V_{ILA} A_n B_n , T/R, \overline{OE} V_{ILB} 2.3-2.7 3.0-3.6 0.8 V $I_{OH} = -100 \,\mu A$ HIGH Level Output Voltage V_{CCA}-0.2 V_{OHA} 23-27 30-36 ٧ $I_{OH} = -18 \text{ mA}$ 2.3 3.0-3.6 $I_{OH} = -100 \mu A$ HIGH Level Output Voltage V_{OHB} 23-27 30-36 V_{CCB}-0.2 ٧ $I_{OH} = -24 \text{ mA}$ 2.3-2.7 $I_{OL} = 100 \, \mu A$ V_{OLA} LOW Level Output Voltage 2.3-2.7 3.0-3.6 0.2 ٧ I_{OL} = 18 mA 2.3 3.0-3.6 LOW Level Output Voltage $I_{OL} = 100 \, \mu A$ 2.3-2.7 V_{OLB} 3.0-3.6 0.2 ٧ $I_{OL} = 24 \text{ mA}$ 2.3-2.7 0.55 Input Leakage Current @ OE, T/R $0 \text{V} \leq \text{V}_{\text{I}} \leq 3.6 \text{V}$ 2.3-2.7 3.0-3.6 ±5.0 μΑ I_{OZ} 3-STATE Output Leakage @ An $0V \le V_O \le 3.6V$ $\overline{OE} = V_{CCA}$ 2.3-2.7 3.0-3.6 ±10 μΑ $V_{I} = V_{IH} \ or \ V_{IL}$ Power OFF Leakage Current 0 0 10 μА I_{OFF} $0 \leq (V_I,\ V_O) \leq 3.6 V$ $A_n = V_{CCA}$ or GND Quiescent Supply Current, I_{CCA}/I_{CCB} 2.3-2.7 3.0-3.6 μΑ B_n , \overline{OE} , & $T/\overline{R} = V_{CCB}$ or GND per supply, V_{CCA}/V_{CCB} $V_{CCA} \le A_n \le 3.6V$ 2.3-2.7 3.0-3.6 ±20 μΑ $V_{CCB} \le B_n$, \overline{OE} , $T/\overline{R} \le 3.6V$

 ΔI_{CC}

Increase in I_{CC} per Input, B_n , T/\overline{R} , \overline{OE}

Increase in I_{CC} per Input, A_n

2.3-2.7

2.3-2.7

3.0-3.6

3.0-3.6

750

750

μΑ

μΑ

 $V_I = V_{CCB} - 0.6V$

 $V_I = V_{CCA} - 0.6V$

AC Electrical Characteristics

| | | $C_L=30$ pF, $R_L=500\Omega, T_A=-40^{\circ}C$ to $+85^{\circ}C,$ | | | | | | |
|-------------------------------------|------------------------------|--|-----|--|-----|--|------|-------|
| Symbol | Parameter | V _{CCA} = 1.65V to 1.95V V _{CCB} = 2.3V to 2.7V | | V _{CCA} = 1.65V to 1.95V V _{CCB} = 3.0V to 3.6V | | V _{CCA} = 2.3V to 2.7V V _{CCB} = 3.0V to 3.6V | | Units |
| Symbol | Faranieter | | | | | | | |
| | | Min | Max | Min | Max | Min | Max | |
| t _{PHL} , t _{PLH} | Prop Delay, A to B | 0.8 | 5.5 | 0.6 | 5.1 | 0.6 | 4.0 | ns |
| t _{PHL} , t _{PLH} | Prop Delay, B to A | 1.5 | 5.8 | 1.5 | 6.2 | 0.8 | 4.4 | ns |
| t_{PZL}, t_{PZH} | Output Enable Time, OE to B | 0.8 | 5.3 | 0.6 | 5.1 | 0.6 | 4.0 | ns |
| t_{PZL}, t_{PZH} | Output Enable Time, OE to A | 1.5 | 8.3 | 1.5 | 8.2 | 0.8 | 4.6 | ns |
| t_{PLZ},t_{PHZ} | Output Disable Time, OE to B | 0.8 | 5.2 | 0.8 | 5.6 | 0.8 | 4.8 | ns |
| t_{PLZ},t_{PHZ} | Output Disable Time, OE to A | 0.8 | 4.6 | 0.8 | 4.5 | 0.8 | 4.4 | ns |
| t _{osHL} | Output to Output Skew | | 0.5 | | 0.5 | | 0.75 | ns |
| t _{osLH} | (Note 6) | | 0.5 | | 0.5 | | 0.73 | 115 |

Note 6: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{osHL}) or LOW-to-HIGH (t_{osLH}).


Dynamic Switching Characteristics

| Symbol | Parameter | Conditions | V _{CCA} (V) | V _{CCB} (V) | T _A = 25°C Typical | Units |
|------------------|---|---|-------------------------|-------------------------|----------------------------------|-------|
| V _{OLP} | Quiet Output Dynamic Peak V _{OL} , | $C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$ | 1.8 | 2.5 | 0.25 | |
| | B to A | | 1.8 | 3.3 | 0.25 | V |
| | | | 2.5 | 3.3 | 0.6 | |
| | Quiet Output Dynamic Peak V _{OL} , | $C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$ | 1.8 | 2.5 | 0.6 | |
| | A to B | | 1.8 | 3.3 | 0.8 | V |
| | | | 2.5 | 3.3 | 0.8 | |
| V _{OLV} | Quiet Output Dynamic Valley V _{OL} , | $C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$ | 1.8 | 2.5 | -0.25 | |
| | B to A | | 1.8 | 3.3 | -0.25 | V |
| | | | 2.5 | 3.3 | -0.6 | |
| | Quiet Output Dynamic Valley V _{OL} , | $C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$ | 1.8 | 2.5 | -0.6 | |
| | A to B | | 1.8 | 3.3 | -0.8 | V |
| | | | 2.5 | 3.3 | -0.8 | |
| V _{OHV} | Quiet Output Dynamic Valley V _{OH} , | $C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$ | 1.8 | 2.5 | 1.7 | |
| | A to B | | 1.8 | 3.3 | 2.0 | V |
| | | | 2.5 | 3.3 | 2.0 | |
| | Quiet Output Dynamic Valley V _{OH} , | $C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$ | 1.8 | 2.5 | 1.3 | |
| | B to A | | 1.8 | 3.3 | 1.3 | V |
| | | | 2.5 | 3.3 | 1.7 | |

Capacitance

| Symbol | Parameter | Conditions | $T_A = +25^{\circ}C$ | Units |
|------------------|-------------------------------|---|----------------------|-------|
| Cymbol | i arameter | Conditions | Typical | Omics |
| C _{IN} | Input Capacitance | $V_{CCA} = 2.5V$, $V_{CCB} = 3.3V$, $V_{I} = 0V$ or $V_{CCA/B}$ | 5 | pF |
| C _{I/O} | Input/Output Capacitance | $V_{CCA} = 2.5V$, $V_{CCB} = 3.3V$, $V_{I} = 0V$ or $V_{CCA/B}$ | 6 | pF |
| C _{PD} | Power Dissipation Capacitance | $V_{CCA} = 2.5V$, $V_{CCB} = 3.3V$, $V_{I} = 0V$ or $V_{CCA/B}$ f = 10 MHz | 20 | pF |

AC Loading and Waveforms



| TEST | SWITCH |
|-------------------------------------|--|
| t _{PLH} , t _{PHL} | OPEN |
| t _{PZL} , t _{PLZ} | 6V at $V_{CC} = 3.3 \pm 0.3V$; $V_{CC} \times 2$ at $V_{CC} = 2.5 \pm 0.2V$; $1.8V \pm 0.15V$ |
| t _{PZH} , t _{PHZ} | GND |




FIGURE 2. Waveform for Inverting and Non-inverting Functions $t_R=t_F \leq 2.0 \ ns, \, 10\% \ to \, 90\%$




FIGURE 3. 3-STATE Output High Enable and Disable Times for Low Voltage Logic $t_R=t_F \leq 2.0$ ns, 10% to 90%





FIGURE 4. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic $t_R=t_F \leq$ 2.0 ns, 10% to 90%

| Symbol | V _{cc} | | | | | |
|-----------------|------------------------|-------------------------|-------------------------|--|--|--|
| Cymbol | $3.3V \pm 0.3V$ | 2.5V ± 0.2V | $1.8V \pm 0.15V$ | | | |
| V _{mi} | 1.5V | V _{CC} /2 | V _{CC} /2 | | | |
| V_{mo} | 1.5V | V _{CC} /2 | V _{CC} /2 | | | |
| V _X | $V_{OL} + 0.3V$ | V _{OL} + 0.15V | V _{OL} + 0.15V | | | |
| V _Y | V _{OH} – 0.3V | V _{OH} – 0.15V | V _{OH} – 0.15V | | | |



| | 74VCX164245 Low Voltage 16-Bit Dual Supply Translating Transceiver with 3-STATE Ou |
|---|--|
| Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. | Outputs |
| LIFE SUPPORT POLICY | S |
| FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: | |
| Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. | |
| sonably expected to result in a significant injury to the www.fairchildsemi.com user. | |