FAIRCHILD

SEMICONDUCTOR

March 1998 Revised April 1999 '4VCX16501 Low Voltage 18-Bit Universal Bus Transceivers with 3.

.6<

2

74VCX16501 Low Voltage 18-Bit Universal Bus Transceivers with 3.6V Tolerant Inputs and Outputs

General Description

The VCX16501 is an 18-bit universal bus transceiver which combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is HIGH. When LEAB is LOW, the A data is latched if CLKAB is held at a HIGH or LOW logic level. If LEAB is LOW, the A bus data is stored in the latch/flip-flop on the LOW-to-HIGH transition of CLKAB. When OEAB is HIGH, the outputs are active. When OEAB is LOW, the outputs are in a highimpedance state.

Data flow for B to A is similar to that of A to B but uses $\overline{\text{OEBA}}$, LEBA, and CLKBA. The output enables are complementary (OEAB is active HIGH and $\overline{\text{OEBA}}$ is active LOW).

The VCX16501 is designed for low voltage (1.65V to 3.6V) V_{CC} applications with I/O capability up to 3.6V.

The VCX16501 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

Features

- 1.65V–3.6V V_{CC} supply operation
- 3.6V tolerant inputs and outputs
- t_{PD} (A to B, B to A)
 - 2.9 ns max for 3.0V to 3.6V V_{CC} 3.5 ns max for 2.3V to 2.7V V_{CC}
 - 7.0 ns max for 1.65V to 1.95V V_{CC}
 - 7.0 IIS IIIAX IOI 1.65V IO 1.95V V_{CC}
- Power-down high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
- Static Drive (I_{OH}/I_{OL}) ±24 mA @ 3.0V V_{CC}
 - ±18 mA @ 2.3V V_{CC}
 - ±6 mA @ 1.65V V_{CC}
- Uses patented noise/EMI reduction circuitry
- Latchup performance exceeds 300 mA
- ESD performance:
- Human body model > 2000V Machine model >200V

Note 1: To ensure the high-impedance state during power up or power down, \overline{OEBA} should be tied to V_{CC} through a pull-up resistor and OEAB should be tied to GND through a pull-down resistor; the minimum value of the resistors is determined by the current-sourcing capability of the driver.

Ordering Code:

	1	
Order Number	Package Number	Package Description
74VCX16501MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Devices also available of	on Tape and Reel. Specify	by appending the suffix letter "X" to the ordering code.

Connection Diagram

OEAB —	1	\bigcirc	56	- GND
LEAB -	2		55	- CLKAB
A1 —	3		54	— В1
GND -	4		53	- GND
A ₂ —	5		52	— в ₂
A3 —	6		51	— B ₃
v _{cc} –	7		50	— v _{cc}
Ă4 —	8		49	— B ₄
А ₅ —	9		48	— в ₅
A ₆ —	10		47	— B ₆
GND -	11		46	- GND
A ₇ —	12		45	— B ₇
A ₈ —	13		44	— в ₈
Ag —	14		43	— B _g
A ₁₀ —	15		42	— В _{1 0}
A ₁₁ —	16		41	— B ₁₁
A ₁₂ —	17		40	— В ₁₂
GND —	18		39	— GND
A ₁₃ —	19		38	— В _{1 3}
A ₁₄ —	20		37	— в ₁₄
A ₁₅ —	21		36	— B ₁₅
v _{cc} —	22		35	– v _{cc}
A ₁₆ -	23		34	— B ₁₆
A ₁₇ —	24		33	— в ₁₇
GND —	25		32	— GND
A ₁₈ -	26		31	— B ₁₈
OEBA -	27		30	- CLKBA
LEBA —	28		29	- GND

Pin Descriptions

Pin Names	Description
OEAB	Output Enable Input for A to B Direction (Active HIGH)
OEBA	Output Enable Input for B to A Direction (Active LOW)
LEAB, LEBA	Latch Enable Inputs
CLKAB, CLKBA	Clock Inputs
A ₁ -A ₁₈	Side A Inputs or 3-STATE Outputs
B ₁ -B ₁₈	Side B Inputs or 3-STATE Outputs

Function Table (Note 2)


	Inp	outs		Outputs
OEAB	AB LEAB CLKAB A _n		B _n	
L	Х	х	Х	Z
Н	Н	х	L	L
Н	н	х	н	н
н	L	\uparrow	L	L
н	L	\uparrow	н	н
Н	L	н	х	B ₀ (Note 3)
н	L	L	Х	B ₀ (Note 4)

 $\begin{array}{l} \mathsf{H} = \mathsf{HIGH} \mbox{ Voltage Level} \\ \mathsf{L} = \mathsf{LOW} \mbox{ Voltage Level} \\ \mathsf{X} = \mathsf{Immaterial} \mbox{ (HIGH or LOW, inputs may not float)} \\ \mathsf{Z} = \mathsf{High} \mbox{ Impedance} \end{array}$

Note 2: A-to-B data flow is shown; B-to-A flow is similar but uses $\overline{\text{OEBA}}$, LEBA and CLKBA. $\overline{\text{OEBA}}$ is active LOW.

Note 3: Output level before the indicated steady-state input conditions were established.

Note 4: Output level before the indicated steady-state input conditions were established, provided that CLKAB was HIGH before LEAB went LOW.



www.fairchildsemi.com

3

74VCX16501

Absolute Maximum Ratings(Note 5)

Recommended Operating Conditions (Note 7)

Supply Voltage (V _{CC})	-0.5V to +4.6V
DC Input Voltage (VI)	-0.5V to +4.6V
Output Voltage (V _O)	
Outputs 3-Stated	-0.5V to +4.6V
Outputs Active (Note 6)	–0.5 to V_{CC} + 0.5V
DC Input Diode Current (I_{IK}) $V_I < 0V$	–50 mA
DC Output Diode Current (I _{OK})	
V ₀ < 0V	–50 mA
$V_{O} > V_{CC}$	+50 mA
DC Output Source/Sink Current	
(I _{OH} /I _{OL})	±50 mA
DC V _{CC} or Ground Current per	
Supply Pin (I _{CC} or Ground)	±100 mA
Storage Temperature Range (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$

Power Supply	
Operating	1.65V to 3.6V
Data Retention Only	1.2V to 3.6V
Input Voltage	-0.3V to 3.6V
Output Voltage (V _O)	
Output in Active States	0V to V_{CC}
Output in 3-STATE	0.0V to 3.6V
Output Current in I _{OH} /I _{OL}	
$V_{CC} = 3.0V \text{ to } 3.6V$	±24 mA
$V_{CC} = 2.3V$ to 2.7V	±18 mA
$V_{CC} = 1.65V$ to 2.3V	±6 mA
Free Air Operating Temperature (T _A)	$-40^{\circ}C$ to $+85^{\circ}C$
Minimum Input Edge Rate ($\Delta t/\Delta V$)	

 V_{IN} = 0.8V to 2.0V, V_{CC} = 3.0V \$10 ns/V\$

Note 5: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The Recommended Operating Conditions tables will define the conditions for actual device operation.

Note 6: I_{O} Absolute Maximum Rating must be observed.

Note 7: Floating or unused pin (inputs or I/O's) must be held HIGH or LOW.

DC Electrical Characteristics (2.7V < V_{CC} \leq 3.6V)

Symbol	Parameter	Conditions	V _{CC} (V)	Min	Мах	Units
V _{IH}	HIGH Level Input Voltage		2.7 – 3.6	2.0		V
V _{IL}	LOW Level Input Voltage		2.7 – 3.6		0.8	V
V _{ОН}	HIGH Level Output Voltage	I _{OH} = -100 μA	2.7 – 3.6	V _{CC} - 0.2		
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		V
		I _{OH} = -18 mA	3.0	2.4		
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		
V _{OL}	LOW Level Output Voltage	I _{OL} = 100 μA	2.7 – 3.6		0.2	
		I _{OL} = 12 mA	2.7		0.4	V
		I _{OL} = 18 mA	3.0		0.4	
		$I_{OL} = 24 \text{ mA}$	3.0		0.55	
I _I	Input Leakage Current	$0V \le V_I \le 3.6V$	2.7 – 3.6		±5.0	μΑ
oz	3-STATE Output Leakage	$0V \le V_O \le 3.6V$	2.7 – 3.6		140	
		$V_I = V_{IH} \text{ or } V_{IL}$	2.7 - 3.6		±10	μA
IOFF	Power Off Leakage Current	$0V \le (V_I, V_O) \le 3.6V$	0		10	μΑ
lcc	Quiescent Supply Current	V _I = V _{CC} or GND	2.7 – 3.6		20	
		$V_{CC} \leq (V_I, V_O) \leq 3.6V$ (Note 8)	2.7 - 3.6		±20	μA
Δl _{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.7 - 3.6		750	μΑ

Note 8: Outputs disabled or 3-STATE only.

DC Electrical Characteristics (2.3V \leq V_{CC} \leq 2.7V)

74VCX16501

Symbol	Parameter	Conditions	V _{CC} (V)	Min	Max	Units
V _{IH}	HIGH Level Input Voltage		2.3 – 2.7	1.6		V
VIL	LOW Level Input Voltage		2.3 – 2.7		0.7	V
V _{OH}	HIGH Level Output Voltage	I _{OH} = -100 μA	2.3 – 2.7	V _{CC} - 0.2		
		$I_{OH} = -6 \text{ mA}$	2.3	2.0		v
		$I_{OH} = -12 \text{ mA}$	2.3	1.8		v
		I _{OH} = -18 mA	2.3	1.7		
V _{OL}	LOW Level Output Voltage	I _{OL} = 100 μA	2.3 – 2.7		0.2	
		I _{OL} = 12 mA	2.3		0.4	V
		I _{OL} = 18 mA	2.3		0.6	
l _l	Input Leakage Current	$0 \le V_I \le 3.6V$	2.3 – 2.7		±5.0	μA
I _{OZ}	3-STATE Output Leakage	$0 \le V_O \le 3.6V$	2.3 – 2.7		140	
		$V_I = V_{IH}$ or V_{IL}	2.3 - 2.1		±10	μA
I _{OFF}	Power Off Leakage Current	$0 \le (V_I, V_O) \le 3.6V$	0		10	μA
I _{CC}	Quiescent Supply Current	$V_I = V_{CC}$ or GND	2.3 – 2.7		20	
		$V_{CC} \le (V_1, V_0) \le 3.6V$ (Note 9)	2.3 - 2.7		±20	μΑ

Note 9: Outputs disabled or 3-STATE only.

DC Electrical Characteristics (1.65V \leq V_{CC} < 2.3V)

Symbol	Parameter	Conditions	V _{CC} (V)	Min	Max	Units
V _{IH}	HIGH Level Input Voltage		1.65 - 2.3	$0.65 \times V_{\text{CC}}$		V
V _{IL}	LOW Level Input Voltage		1.65 - 2.3		$0.35 \times V_{CC}$	V
V _{ОН}	HIGH Level Output Voltage	I _{OH} = -100 μA	1.65 - 2.3	V _{CC} - 0.2		V
		$I_{OH} = -6 \text{ mA}$	1.65	1.25		v
V _{OL}	LOW Level Output Voltage	I _{OL} = 100 μA	1.65 - 2.3		0.2	V
		I _{OL} = 6 mA	1.65		0.3	v
lı	Input Leakage Current	$0 \le V_I \le 3.6V$	1.65 - 2.3		±5.0	μΑ
oz	3-STATE Output Leakage	$0 \le V_O \le 3.6V$	1.65 - 2.3		±10	μA
		$V_I = V_{IH} \text{ or } V_{IL}$	1.03 - 2.3		10	μΑ
OFF	Power Off Leakage Current	$0 \le (V_I, V_O) \le 3.6V$	0		10	μΑ
I _{CC}	Quiescent Supply Current	$V_I = V_{CC}$ or GND	1.65 - 2.3		20	μA
		$V_{CC} \le (V_I, V_O) \le 3.6V$ (Note 10)	1.65 - 2.3		±20	μА

Note 10: Outputs disabled or 3-STATE only.

``
0
ŝ
Ö
~
×
ΰ
ž
4
~

AC Electrical Characteristics (Note 11)

		$T_A = -40^{\circ}C$ to $+85^{\circ}C$, $C_L = 30$ pF, $R_L = 500\Omega$						
Symbol	Parameter	$V_{CC}=3.3V\pm0.3V$		$V_{CC}=2.5\pm0.2V$		$V_{CC}=1.8{\pm}~0.15V$		Units
		Min	Max	Min	Max	Min	Max	1
f _{MAX}	Maximum Clock Frequency	250		200		100		MHz
t _{PHL}	Propagation Delay	0.6	2.9	0.8	3.5	1.5	7.0	ns
t _{PLH}	Bus to Bus	0.6	2.9	0.0	3.5	1.5	7.0	115
t _{PHL}	Propagation Delay	0.6	3.5	0.8	4.4	1.5	8.8	ns
t _{PLH}	Clock to Bus		3.5	0.0	4.4	1.5	0.0	115
t _{PHL}	Propagation Delay	0.6	3.8	0.8	4.9	1.5	9.8	ns
t _{PLH}	LE to Bus	0.0	5.0	0.0	4.5	1.5	9.0	115
t _{PZL}	Output Enable Time	0.6	3.8	0.8	4.9	1.5	9.8	ns
t _{PZH}		0.0	5.0	0.0	4.5	1.5	3.0	113
t _{PLZ}	Output Disable Time	0.8	3.7	0.8	4.2	0.8	7.6	ns
t _{PHZ}		0.0	5.7	0.0	7.2	0.0	7.0	113
t _S	Setup Time	1.5		1.5		2.5		ns
t _H	Hold Time	1.0		1.0		1.0		ns
t _W	Pulse Width	1.5		1.5		4.0		ns
t _{OSHL}	Output to Output		0.5		0.5	<i>c</i>	0.75	ns
t _{OSLH}	Skew (Note 12)		0.5		0.5		0.75	115

Note 11: For $C_L = 50 pF$, add approximately 300ps to the AC maximum specification.


Note 12: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).


Dynamic Switching Characteristics

Symbol	Parameter	Conditions	V _{CC} (V)	T _A = +25°C Typical	Units
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8 2.5 3.3	0.25 0.6 0.8	V
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	$C_L = 30 \text{ pF}, \text{ V}_{IH} = \text{V}_{CC}, \text{ V}_{IL} = 0\text{V}$	1.8 2.5 3.3	-0.25 -0.6 -0.8	V
V _{OHV}	Quiet Output Dynamic Valley V _{OH}	$C_L = 30 \text{ pF}, \text{ V}_{IH} = \text{V}_{CC}, \text{ V}_{IL} = 0\text{V}$	1.8 2.5 3.3	1.5 1.9 2.2	V

Capacitance

Symbol	Parameter	Conditions	$T_A = +25^{\circ}C$	Units
C _{IN}	Input Capacitance	$V_1 = 0V \text{ or } V_{CC}$ $V_{CC} = 1.8V, 2.5V, \text{ or } 3.3V,$	6	pF
C _{I/O}	Output Capacitance	$V_{I} = 0V$, or V_{CC} , $V_{CC} = 1.8V$, 2.5V or 3.3V	7	pF
C _{PD}	Power Dissipation Capacitance	$V_{I} = 0V \text{ or } V_{CC}, f = 10 \text{ MHz}$ $V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	20	pF





Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.