

February 1999 Revised July 2000

# 74VCX16722 Low Voltage 22-Bit Register with 3.6V Tolerant Inputs and Outputs

### **General Description**

The VCX16722 low voltage 22-bit register contains twenty-two non-inverting D-type flip-flops with 3-STATE outputs and is intended for bus oriented applications. The design has been optimized for use with JEDEC compliant 200 pin DIMM modules.

The 74VCX16722 is designed for low voltage (1.65V to 3.6V)  $V_{CC}$  applications with I/O capability up to 3.6V.

The 74VCX16722 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

#### **Features**

- $\blacksquare$  1.65V–3.6V  $V_{CC}$  specifications provided
- 3.6V tolerant inputs and outputs
- t<sub>PD</sub> (CLK to O<sub>n</sub>)
  3.6ns max for 3.0V to 3.6V V<sub>CC</sub>
  4.6ns max for 2.3V to 2.7V V<sub>CC</sub>
  9.2ns max for 1.65V to 1.95V V<sub>CC</sub>
- Power-down high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
- Meets JEDEC registered module specifications
- Static Drive (I<sub>OH</sub>/I<sub>OL</sub>) ±24mA @ 3.0V ±18mA @ 2.3V ±6mA @ 1.65V
- Latchup performance exceeds 300 mA
- ESD performance:

Human body model > 2000V

Machine model >200V

Note 1: To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pull-up resistor; the minimum value of the resistor is determined by the current sourcing capability of the driver

# **Ordering Code:**

Order Number	Package Number	Package Description
74VCX16722MTD	MTD64	64-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

# **Connection Diagram**

ÖË -	1	64	-CLK
O <sub>0</sub> -	2	63	− D <sub>0</sub>
01 -	3	62	- D <sub>1</sub>
GND-	4	61	-GND
O <sub>2</sub>	5	60	- D <sub>2</sub>
O <sub>3</sub>	6	59	− D <sub>3</sub>
V <sub>CC</sub> -	7	58	-Vcc
04-	8	57	<b>-</b> D₄
O5	9	56	<b>-</b> D₅
O <sub>6</sub> -	10	55	− D <sub>6</sub>
GND-	11	54	-GND
O <sub>7</sub> -	12	53	<b>-</b> D <sub>7</sub>
O <sub>8</sub> -	13	52	− D <sub>8</sub>
O <sub>9</sub> <b></b>	14	51	<b>−</b> D <sub>9</sub>
O <sub>10</sub> -	15	50	- D <sub>10</sub>
0,,-	16	49	- D₁₁
O <sub>12</sub> -	17	48	- D <sub>12</sub>
GND-	18	47	-GND
O <sub>13</sub> -	19	46	- D <sub>13</sub>
O <sub>14</sub>	20	45	D <sub>14</sub>
O <sub>15</sub>	21	44	- D <sub>15</sub>
VCC-	22	43	Vcc
O <sub>16</sub>	23	42	- D <sub>16</sub>
0,7	24	41	- D <sub>17</sub>
GND-	25	40	-GND
O <sub>18</sub>	26	39	- D <sub>18</sub>
0,9-	27	38	- D <sub>19</sub>
Vcc-	28	37	-Vcc
O <sub>20</sub> -	29	36	- D <sub>20</sub>
021-	30	35	- D <sub>21</sub>
GND -	31	34	-GND
NC-	32	33	-CĒ
,			

# **Pin Descriptions**

Pin Names	Description
OE	Output Enable Input (Active LOW)
CE	Clock Enable Input (Active Low)
CLK	Clock Input
D <sub>1</sub> - D <sub>21</sub>	Data Inputs
O <sub>1</sub> - O <sub>21</sub>	3-STATE Outputs

### **Truth Table**


CLK	CE	OE	D <sub>0</sub> -D <sub>21</sub>	O <sub>0</sub> -O <sub>21</sub>
Х	Х	Н	Х	Z
Χ	Н	L	Х	O <sub>0</sub>
	L	L	L	L
	L	L	Н	Н
L or H	L	L	Х	O <sub>0</sub>

- Let IT I Let

# **Functional Description**

The VCX16722 contains twenty-two D-type flip-flops with 3-STATE standard outputs. The twenty-two flip-flops will store the state of their individual D-type inputs that meet the setup and hold time requirements on the LOW-HIGH Clock (CLK) transition, when the Clock-Enable ( $\overline{\text{CE}}$ ) is LOW. The 3-STATE standard outputs are controlled by the Output-Enable (OE). When OE is HIGH, the standard output-Enable (OE). puts are in high impedance mode but this does not interfere with entering new data into the flip-flops.

# **Logic Diagram**



#### Absolute Maximum Ratings(Note 2)

 $\begin{array}{lll} & & & & -0.5 \mbox{V to } +4.6 \mbox{V} \\ & & & D \mbox{C Input Voltage (V_I)} & & & -0.5 \mbox{V to } +4.6 \mbox{V} \\ & & & & O \mbox{Utput Voltage (V_O)} & & & & \end{array}$ 

Outputs 3-STATE -0.5 V to +4.6 V Outputs Active (Note 3)  $-0.5 \text{ to } \text{V}_{\text{CC}} +0.5 \text{V}$  DC Input Diode Current ( $\text{I}_{\text{IK}}$ )  $\text{V}_{\text{I}} < 0 \text{V}$  -50 mA

DC Output Diode Current (I<sub>OK</sub>)

 $V_{O} < 0V$  -50 mA  $V_{O} > V_{CC}$  +50 mA

DC Output Source/Sink Current

 $(I_{OH}/I_{OL})$  ±50 mA

DC  $\mathrm{V}_{\mathrm{CC}}$  or Ground Current per

Supply Pin (I $_{CC}$  or Ground)  $\pm 100$  mA Storage Temperature Range (T $_{STG}$ )  $-65^{\circ}\text{C}$  to +150 $^{\circ}\text{C}$ 

# Recommended Operating Conditions (Note 4)

Power Supply

 Operating
 1.65V to 3.6V

 Data Retention Only
 1.2V to 3.6V

 Input Voltage
 -0.3V to 3.6V

Output Voltage (V<sub>O</sub>)

Output in Active States  $OV \text{ to } V_{CC}$ Output in 3-STATE 0.0V to 3.6V

Output Current in I<sub>OH</sub>/I<sub>OL</sub>

 $V_{CC}$  = 3.0V to 3.6V  $\pm 24$  mA  $V_{CC}$  = 2.3V to 2.7V  $\pm 18$  mA

 $V_{CC} = 1.65V \text{ to } 2.3V$  ±6 mA

Free Air Operating Temperature (T\_A)  $$-40^{\circ}\text{C}$$  to +85°C Minimum Input Edge Rate ( $\Delta t/\Delta V)$ 

 $V_{IN} = 0.8V$  to 2.0V,  $V_{CC} = 3.0V$  10 ns/V

Note 2: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The Recommended Operating Conditions tables will define the conditions for actual device operation.

Note 3: I<sub>O</sub> Absolute Maximum Rating must be observed.

Note 4: Floating or unused pin (inputs or I/O's) must be held HIGH or LOW.

# DC Electrical Characteristics (2.7V < $V_{CC} \le 3.6V)$

Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	Min	Max	Units
V <sub>IH</sub>	HIGH Level Input Voltage		2.7-3.6	2.0		V
V <sub>IL</sub>	LOW Level Input Voltage		2.7-3.6		0.8	V
V <sub>OH</sub>	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	2.7-3.6	V <sub>CC</sub> - 0.2		
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		V
		$I_{OH} = -18 \text{ mA}$	3.0	2.4		V
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		
V <sub>OL</sub>	LOW Level Output Voltage	I <sub>OL</sub> = 100 μA	2.7-3.6		0.2	
		$I_{OL} = 12 \text{ mA}$	2.7		0.4	V
		$I_{OL} = 18 \text{ mA}$	3.0		0.4	V
		$I_{OL} = 24 \text{ mA}$	3.0		0.55	
I <sub>I</sub>	Input Leakage Current	$0V \le V_I \le 3.6V$	2.7-3.6		±5.0	μΑ
l <sub>oz</sub>	3-STATE Output Leakage	0V ≤ V <sub>O</sub> ≤ 3.6V	2.7–3.6		140	^
		$V_I = V_{IH}$ or $V_{IL}$	2.7-3.6		±10	μΑ
I <sub>OFF</sub>	Power Off Leakage Current	$0V \le (V_I, V_O) \le 3.6V$	0		10	μА
I <sub>CC</sub>	Quiescent Supply Current	$V_I = V_{CC}$ or GND	2.7-3.6		20	^
		$V_{CC} \le (V_I, V_O) \le 3.6V \text{ (Note 5)}$	2.7-3.6		±20	μА
Δl <sub>CC</sub>	Increase in I <sub>CC</sub> per Input	$V_{IH} = V_{CC} - 0.6V$	2.7-3.6		750	μΑ

Note 5: Outputs disabled or 3-STATE only.

# DC Electrical Characteristics (2.3V $\leq$ $V_{CC} \leq$ 2.7V)

Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	Min	Max	Units
V <sub>IH</sub>	HIGH Level Input Voltage		2.3-2.7	1.6		V
V <sub>IL</sub>	LOW Level Input Voltage		2.3-2.7		0.7	V
V <sub>OH</sub>	HIGH Level Output Voltage	I <sub>OH</sub> = -100 μA	2.3-2.7	V <sub>CC</sub> - 0.2		
		$I_{OH} = -6 \text{ mA}$	2.3	2.0		V
		$I_{OH} = -12 \text{ mA}$	2.3	1.8		V
		$I_{OH} = -18 \text{ mA}$	2.3	1.7		
V <sub>OL</sub>	LOW Level Output Voltage	I <sub>OL</sub> = 100 μA	2.3-2.7		0.2	
		I <sub>OL</sub> = 12mA	2.3		0.4	V
		I <sub>OL</sub> = 18 mA	2.3		0.6	
I <sub>I</sub>	Input Leakage Current	$0 \le V_1 \le 3.6V$	2.3-2.7		±5.0	μΑ
I <sub>OZ</sub>	3-STATE Output Leakage	0 ≤ V <sub>O</sub> ≤ 3.6V	2.3–2.7		±10	
		$V_I = V_{IH}$ or $V_{IL}$			±10	μА
I <sub>OFF</sub>	Power Off Leakage Current	$0 \le (V_I, V_O) \le 3.6V$	0		10	μА
Icc	Quiescent Supply Current	V <sub>I</sub> = V <sub>CC</sub> or GND	2.3-2.7		20	
		$V_{CC} \le (V_I, V_O) \le 3.6V \text{ (Note 6)}$	2.3-2.7		±20	μΑ

Note 6: Outputs disabled or 3-STATE only.

# DC Electrical Characteristics (1.65V $\leq$ $V_{\mbox{\footnotesize CC}} < 2.3\mbox{\footnotesize V})$

Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	Min	Max	Units
V <sub>IH</sub>	HIGH Level Input Voltage		1.65 - 2.3	$0.65 \times V_{CC}$		V
V <sub>IL</sub>	LOW Level Input Voltage		1.65 - 2.3		$0.35 \times V_{CC}$	V
V <sub>OH</sub>	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	1.65 - 2.3	V <sub>CC</sub> - 0.2		V
		$I_{OH} = -6 \text{ mA}$	1.65	1.25		V
V <sub>OL</sub>	LOW Level Output Voltage	I <sub>OL</sub> = 100 μA	1.65 - 2.3		0.2	V
		$I_{OL} = 6mA$	1.65		0.3	V
I	Input Leakage Current	$0 \le V_I \le 3.6V$	1.65 - 2.3		±5.0	μΑ
I <sub>OZ</sub>	3-STATE Output Leakage	0 ≤ V <sub>O</sub> ≤ 3.6V	1.65 - 2.3		±10	
		$V_I = V_{IH}$ or $V_{IL}$				μΑ
I <sub>OFF</sub>	Power Off Leakage Current	$0 \le (V_I, V_O) \le 3.6V$	0		10	μΑ
Icc	Quiescent Supply Current	$V_I = V_{CC}$ or GND	1.65 - 2.3		20	^
		$V_{CC} \le (V_I, V_O) \le 3.6V \text{ (Note 7)}$	1.65 - 2.3		±20	μΑ

Note 7: Outputs disabled or 3-STATE only.

# **AC Electrical Characteristics** (Note 8)

		$T_A = -40$ °C to +85°C, $C_L = 30$ pF, $R_L = 500\Omega$						
Symbol	Parameter	V <sub>CC</sub> = 3.	3V ± 0.3V	V <sub>CC</sub> = 2	.5 ± 0.2V	V <sub>CC</sub> = 1.	8 ± 0.15V	Units
		Min	Max	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency	250		200		100		MHz
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay Clock to Bus	1.3	3.6	1.5	4.6	2.0	9.2	ns
t <sub>PZL</sub> , t <sub>PZH</sub>	Output Enable Time	0.6	3.5	0.8	4.5	1.5	9.0	ns
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Output Disable Time	0.6	3.2	0.8	4.2	1.5	7.6	ns
t <sub>S</sub>	Setup Time	2.0		2.0		3.0		ns
t <sub>H</sub>	Hold Time	0.0		0.0		0.5		ns
t <sub>W</sub>	Pulse Width	1.5		1.5		4.0		ns
t <sub>OSHL</sub>	Output to Output Skew (Note 9)		0.5		0.5		0.75	ns

Note 8: For  $C_L$ = 50 pF, add approximately 300 ps to the AC maximum specification.

Note 9: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>).

# **AC Electrical Characteristics Over Load (Note 10)**

		T <sub>A</sub> = -0	$T_A = -0$ °C to +70°C, $R_L = 500\Omega \ V_{CC} = 3.3V \pm 0.3V$				
Symbol	Parameter	C <sub>L</sub> =	C <sub>L</sub> = 0 pF		C <sub>L</sub> = 50 pF		
		Min	Max	Min	Max		
t <sub>PHL</sub> , t <sub>PLH</sub>	Prop Delay Clock to Bus	1.1	2.5	1.9	3.9	ns	
t <sub>PZL</sub> , t <sub>PZH</sub>	Output Enable Time	0.7	2.4	1.0	3.8	ns	
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Output Disable Time	0.7	2.1	1.0	3.5	ns	
t <sub>S</sub>	Setup Time	2.0		2.0		ns	
t <sub>H</sub>	Hold Time	0.0		0.0		ns	
t <sub>W</sub>	Pulse Width	1.5		1.5		ns	

Note 10: This parameter is guaranteed by characterization but not tested.

# **Dynamic Switching Characteristics**

Symbol	Parameter	Conditions	V <sub>CC</sub>	T <sub>A</sub> = +25°C	Units
Symbol	i arameter	Conditions	(V)	Typical	Oilles
V <sub>OLP</sub>	Quiet Output Dynamic Peak V <sub>OL</sub>	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	0.25	
			2.5	0.6	V
			3.3	0.8	
V <sub>OLV</sub>	Quiet Output Dynamic Valley V <sub>OL</sub>	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	-0.25	
			2.5	-0.6	V
			3.3	-0.8	
V <sub>OHV</sub>	Quiet Output Dynamic Valley VOH	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	1.5	
			2.5	1.9	V
			3.3	2.2	

# Capacitance

Symbol	Parameter	Conditions	$T_A = +25^{\circ}C$	Units
Cymbol	T drameter	Soliditions	Typical	Oilles
C <sub>IN</sub>	Input Capacitance	$V_I = 0V \text{ or } V_{CC}, V_{CC} = 1.8V, 2.5V, \text{ or } 3.3V,$	3.5	pF
C <sub>I/O</sub>	Input/Output Capacitance	$V_{I} = 0V$ , or $V_{CC}$ , $V_{CC} = 1.8V$ , 2.5V or 3.3V	5.5	pF
C <sub>PD</sub>	Power Dissipation Capacitance	$V_I = 0V \text{ or } V_{CC}, f = 10 \text{ MHz}, V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	13	pF

# $I_{OUT}$ - $V_{OUT}$ Characteristics

### I<sub>OH</sub> versus V<sub>OH</sub>




FIGURE 1. Characteristics for Output - Pull Up Driver

### ${\rm I_{OL}}$ versus ${\rm V_{OL}}$




FIGURE 2. Characteristics for Output - Pull Down Driver

# **AC Loading and Waveforms**




FIGURE 3. AC Test Circuit

TEST	SWITCH
t <sub>PLH</sub> , t <sub>PHL</sub>	Open
t <sub>PZL</sub> , t <sub>PLZ</sub>	6V at $V_{CC} = 3.3 \pm 0.3V$ ; $V_{CC}$ x 2 at $V_{CC} = 2.5 \pm 0.2V$ ; 1.8V to $\pm 0.15V$
t <sub>PZH</sub> , t <sub>PHZ</sub>	GND




FIGURE 4. Waveform for Inverting and Non-inverting Functions  $t_r = t_f \leq 2.0ns, \, 10\% \ to \ 90\%$ 




FIGURE 5. 3-STATE Output High Enable and Disable Times for Low Voltage Logic  $t_r=t_f \leq 2.0ns, 10\% \ to \ 90\%$ 




FIGURE 6. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic  $t_{r}$  =  $t_{f}\!$   $\!\leq$  2.0ns, 10% to 90%

Symbol	V <sub>CC</sub>		
	3.3V ± 0.3V	$\textbf{2.5V} \pm \textbf{0.2V}$	1.8 ± 0.15V
V <sub>mi</sub>	1.5V	V <sub>CC</sub> /2	V <sub>CC</sub> /2
$V_{mo}$	1.5V	V <sub>CC</sub> /2	V <sub>CC</sub> /2
V <sub>x</sub>	V <sub>OL</sub> + 0.3V	V <sub>OL</sub> + 0.15V	V <sub>OL</sub> + 0.15V
V <sub>v</sub>	V <sub>OH</sub> – 0.3V	V <sub>OH</sub> – 0.15V	V <sub>OH</sub> – 0.15V

# Physical Dimensions inches (millimeters) unless otherwise noted 8.10 6.10±0.10 -B-4.05 0.2 C B A ALL LEAD TIPS PIN #1 IDENT. LAND PATTERN RECOMMENDATION - 0.90 <sup>+0.15</sup> -0.10 - SEE DETAIL A 1.2 MAX 0.1 C 0.09-0.20 -0.10±0.05 ⊕ 0.13M A BS CS 12.00° TOP & BOTTOM DIMENSIONS ARE IN MILLIMETERS R0.16 A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION EF, REF NOTE 6, DATE 7/93. B. DIMENSIONS ARE IN MILLIMETERS. 0.60±0.10 C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS. D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982. DETAIL A MTD64REVB 64-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD64

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com