FAIRCHILD

SEMICONDUCTOR

January 2000 Revised March 2000

74VCXH16374 Low Voltage 16-Bit D-Type Flip-Flop with Bushold

General Description

The VCXH16374 contains sixteen non-inverting D-type flipflops with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. A buffered clock (CP) and output enable (\overline{OE}) are common to each byte and can be shorted together for full 16-bit operation.

The VCXH16374 data inputs include active bushold circuitry, eliminating the need for external pull-up resistors to hold unused or floating data inputs at a valid logic level.

The 74VCXH16374 is designed for low voltage (1.65V to 3.6V) V_{CC} applications with output compatibility up to 3.6V. The 74VCXH16374 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

Features

- 1.65V–3.6V V_{CC} supply operation
- 3.6V tolerant control inputs and outputs
- Bushold on data inputs eliminates the need for external pull-up/pull-down resistors


■ t_{PD}

- 3.0 ns max for 3.0V to 3.6V V_{CC} 3.9 ns max for 2.3V to 2.7V V_{CC} 7.8 ns max for 1.65V to 1.95V V_{CC}
- Static Drive (I_{OH}/I_{OL})
 ±24 mA @ 3.0V V_{CC}
 ±18 mA @ 2.3V V_{CC}
- ±6 mA @ 1.65V V_{CC} ■ Uses patented noise/EMI reduction circuitry
- Latch-up performance exceeds 300 mA

ESD performance:

- Human body model > 2000V
 - Machine model > 200V

Ordering Code:



OEn	Output Enable Input (Active LOW)
CPn	Clock Pulse Input
I ₀ —I ₁₅	Bushold Inputs
0 ₀ –0 ₁₅	Outputs

Description

© 2000 Fairchild Semiconductor Corporation DS500228

Connection Diagram					
$\begin{array}{c} \overline{ot}_{1} \\ \overline{ot}_{1} \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ $	Image Image <th< th=""><th>7 GND 5 GND 5 GND 5 GND 5 GND 5 GND 5 GND 5 GND 5 GND 6 GND 6 GND 6 GND 6 GND 6 GND 6 GND 7 GND 7 GND 7 GND 8 GND 8 </th></th<>	7 GND 5 GND 5 GND 5 GND 5 GND 5 GND 5 GND 5 GND 5 GND 6 GND 6 GND 6 GND 6 GND 6 GND 6 GND 7 GND 7 GND 7 GND 8 GND 8			
<u>-</u> 2		5 CP2			

Functional Description

The 74VCXH16374 consists of sixteen edge-triggered flipflops with individual D-type inputs and 3-STATE true outputs. The device is byte controlled with each byte functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation. Each clock has a buffered clock and buffered Output Enable common to all flip-flops within that byte. The description which follows applies to each byte. Each flip-

Truth Tables


	Inputs		Outputs
CP1	OE ₁	I ₀ —I ₇	0 ₀ -0 ₇
~	L	Н	н
~	L	L	L
L	L	Х	O ₀
х	Н	х	Z
			1
	Inputs		Outputs
CP ₂	Inputs OE ₂	I ₈ -I ₁₅	Outputs O ₈ -O ₁₅
CP2	<u> </u>	I₈–I₁₅ Н	-
	OE ₂		0 ₈ -0 ₁₅
	OE ₂	Н	О₈-О₁₅ Н

H = HIGH Voltage Level L X Z

= LOW Voltage Level = Immaterial (HIGH or LOW, control inputs may not float)

 $Z = \text{High Impedance} \\ O_0 = \text{Previous } O_0 \text{ before HIGH-to-LOW of CP}$

flop will store the state of their individual I inputs that meet the setup and hold time requirements on the $\ensuremath{\text{LOW-to-HIGH}}$ Clock (\overline{CP}_n) transition. With the Output Enable (\overline{OE}_n) LOW, the contents of the flip-flops are available at the outputs. When \overline{OE}_n is HIGH, the outputs go to the high impedance state. Operations of the $\overline{\text{OE}}_n$ input does not affect the state of the flip-flops.



Absolute Maximum Ra	atings(Note 1)	Recommended Operatin	g
Supply Voltage (V _{CC})	-0.5V to +4.6V	Conditions (Note 3)	
DC Input Voltage (VI)		Power Supply	
OE _n , CP _n	-0.5V to 4.6V	Operating	1.65V to 3.6V
$I_0 - I_{15}$	–0.5V to V_{CC} + 0.5V	Data Retention Only	1.2V to 3.6V
Output Voltage (V _O)		Input Voltage	–0.3V to V _{CC}
Outputs 3-STATED	-0.5V to +4.6V	Output Voltage (V _O)	
Outputs Active (Note 2)	–0.5V to V _{CC} +0.5V	Output in Active States	0V to V _{CC}
DC Input Diode Current (IIK)		Output in "OFF" State	0.0V to 3.6V
V ₁ < 0V	–50 mA	Output Current in I _{OH} /I _{OL}	
DC Output Diode Current (I _{OK})		$V_{CC} = 3.0V$ to 3.6V	±24 mA
V _O < 0V	–50 mA	$V_{CC} = 2.3V$ to 2.7V	±18 mA
V _O > V _{CC}	+50 mA	$V_{CC} = 1.65V$ to 2.3V	±6 mA
DC Output Source/Sink Current		Free Air Operating Temperature (T _A)	$-40^{\circ}C$ to $+85^{\circ}C$
(I _{OH} /I _{OL})	±50 mA	Minimum Input Edge Rate ($\Delta t/\Delta V$)	
DC V _{CC} or GND Current per		$V_{IN} = 0.8V$ to 2.0V, $V_{CC} = 3.0V$	10 ns/V
Supply Pin (I _{CC} or GND)	±100 mA	Note 1: The Absolute Maximum Ratings are those	
Storage Temperature Range (T _{STG})	–65°C to +150°C	the safety of the device cannot be guaranteed. Th operated at these limits. The parametric values of Characteristics tables are not guaranteed at the A ings. The "Recommended Operating Conditions" tal tions for actual device operation.	efined in the Electrical bsolute Maximum Rat-

Note 2: I_O Absolute Maximum Rating must be observed.

Note 3: Floating or unused control inputs must be held HIGH or LOW.

DC Electrical Characteristics (2.7V < $V_{CC} \leq$ 3.6V)

Symbol	Paramete	r	Conditions	V _{CC} (V)	Min	Max	Units
VIH	HIGH Level Input Voltage			2.7 - 3.6	2.0		V
V _{IL}	LOW Level Input Voltage			2.7 – 3.6		0.8	V
V _{OH}	HIGH Level Output Voltage		I _{OH} = -100 μA	2.7 – 3.6	V _{CC} - 0.2		V
			I _{OH} = -12 mA	2.7	2.2		V
			I _{OH} = -18 mA	3.0	2.4		V
			I _{OH} = -24 mA	3.0	2.2		V
V _{OL}	LOW Level Output Voltage		I _{OL} = 100 μA	2.7 – 3.6		0.2	V
			I _{OL} = 12 mA	2.7		0.4	V
			I _{OL} = 18 mA	3.0		0.4	V
			I _{OL} = 24 mA	3.0		0.55	V
I _I	Input Leakage Current	Control Pins	$0 \le V_I \le 3.6V$	2.7 – 3.6		±5.0	μΑ
		Data Pins	$V_I = V_{CC}$ or GND	2.7 – 3.6		±5.0	μA
I _{I(HOLD)}	Bushold Input Minimum	•	V _{IN} = 0.8V	3.0	75		
	Drive Hold Current		$V_{IN} = 2.0V$	3.0	-75		μA
I _{I(OD)}	Bushold Input Over-Drive		(Note 4)	3.6	450		μA
	Current to Change State		(Note 5)	3.6	-450		μΛ
I _{OZ}	3-STATE Output Leakage	-STATE Output Leakage	$0 \le V_O \le 3.6V$	2.7 – 3.6		±10	
			$V_I = V_{IH} \text{ or } V_{IL}$	2.7 - 3.0		ΞIU	μA
I _{OFF}	Power-OFF Leakage Curren	t	$0 \le (V_O) \le 3.6V$	0		10	μΑ
I _{CC}	Quiescent Supply Current		$V_I = V_{CC}$ or GND	2.7 – 3.6		20	μΑ
			$V_{CC} \le (V_O) \le 3.6V$ (Note 6)	2.7 – 3.6		±20	μΑ
Δl _{CC}	Increase in I _{CC} per Input		$V_{IH} = V_{CC} - 0.6V$	2.7 - 3.6		750	μΑ

Note 6: Outputs disabled or 3-STATE only.

www.fairchildsemi.com

74VCXH16374

3

74VCXH16374

DC Electrical Characteristics (2.3V \leq V_{CC} \leq 2.7V)

Symbol	Paramete	r	Conditions	V _{cc} (V)	Min	Max	Units	
VIH	HIGH Level Input Voltage			2.3 – 2.7	1.6		V	
VIL	LOW Level Input Voltage			2.3 – 2.7		0.7	V	
V _{OH}	HIGH Level Output Voltage		I _{OH} = -100 μA	2.3 – 2.7	V _{CC} - 0.2		V	
			I _{OH} = -6 mA	2.3	2.0		V	
			$I_{OH} = -12 \text{ mA}$	2.3	1.8		V	
				2.3	1.7		V	
V _{OL}	L LOW Level Output Voltage		I _{OL} = 100 μA	2.3 – 2.7		0.2	V	
			I _{OL} = 12 mA	2.3		0.4	V	
			I _{OL} = 18 mA	2.3		0.6	V	
l _l	Input Leakage Current	Control Pins	$0 \le V_l \le 3.6V$	2.3 – 2.7		±5.0	μΑ	
		Data Pins	$V_I = V_{CC}$ or GND	2.3 – 2.7		±5.0	μΑ	
I _{I(HOLD)}	Bushold Input Minimum		V _{IN} = 0.7V	2.3	45		μA	
	Drive Hold Current		$V_{IN} = 1.6V$	2.3	-45		μΛ	
I _{I(OD)}	Bushold Input Over-Drive		(Note 7)	2.7	300			
	Current to Change State		(Note 8)	2.7	-300		μΑ	
l _{oz}	3-STATE Output Leakage		$0 \le V_O \le 3.6V$	2.3 – 2.7		±10		
			$V_I = V_{IH} \text{ or } V_{IL}$	2.3 - 2.7		±10	μA	
I _{OFF}	Power-OFF Leakage Curren	t	$0 \le (V_O) \le 3.6V$	0		10	μA	
I _{CC}	Quiescent Supply Current		$V_I = V_{CC}$ or GND	2.3 – 2.7		20	μΑ	
			$V_{CC} \le (V_0) \le 3.6V$ (Note 9)	2.3 - 2.7	1	±20	μA	

Note 7: An external driver must source at least the specified current to switch from LOW-to-HIGH. Note 8: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

Note 9: Outputs disabled or 3-STATE only.

DC Electrical Characteristics (1.65V \leq V_{CC} < 2.3V)

Symbol	Paramete	r	Conditions	V _{CC} (V)	Min	Max	Units	
V _{IH}	HIGH Level Input Voltage			1.65 - 2.3	$0.65 \times V_{CC}$		V	
V _{IL}	LOW Level Input Voltage			1.65 - 2.3		$0.35 \times V_{CC}$	V	
V _{OH}	HIGH Level Output Voltage		I _{OH} = -100 μA	1.65 - 2.3	V _{CC} - 0.2		V	
			I _{OH} = -6 mA	1.65	1.25		V	
V _{OL}	LOW Level Output Voltage		I _{OL} = 100 μA	1.65 - 2.3		0.2	V	
			I _{OL} = 6 mA	1.65		0.3	V	
l	Input Leakage Current	Control Pins	$0 \le V_I \le 3.6V$	1.65 - 2.3		±5.0	μΑ	
		Data Pins	$V_I = V_{CC}$ or GND	1.65 - 2.3		±5.0	μΑ	
I _(HOLD)	Bushold Input Minimum	•	V _{IN} = 0.57V	1.65	25		μA	
	Drive Hold Current		V _{IN} = 1.07V	1.65	-25		μΑ	
I(OD)	Bushold Input Over-Drive		(Note 10)	1.95	200			
	Current to Change State		(Note 11)	1.95	-200		μA	
oz	3-STATE Output Leakage		$0 \le V_O \le 3.6V$	4.05 0.0		140		
			$V_I = V_{IH} \text{ or } V_{IL}$	1.65 - 2.3		±10	μA	
OFF	Power-OFF Leakage Currer	nt	$0 \le (V_O) \le 3.6V$	0		10	μA	
cc	Quiescent Supply Current		$V_I = V_{CC}$ or GND	1.65 - 2.3		20	μA	
			$V_{CC} \le (V_{O}) \le 3.6V$ (Note 12)	1.65 - 2.3		±20	μΑ	

Note 10: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 11: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

Note 12: Outputs disabled or 3-STATE only.

AC Electrical Characteristics (Note 13)

			T _A = -40	°C to +85°C,	C _L = 30 pF, F	$R_L = 500\Omega$		
Symbol	Parameter	V _{CC} = 3.	$3V \pm 0.3V$	V _{CC} = 2.	$5V \pm 0.2V$	V _{CC} = 1.8	$V \pm 0.15V$	Units
		Min	Max	Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	250		200		100		MHz
t _{PHL} , t _{PLH}	Prop Delay CP to On	0.8	3.0	1.0	3.9	1.5	7.8	ns
t _{PZL} , t _{PZH}	Output Enable Time	0.8	3.5	1.0	4.6	1.5	9.2	ns
t _{PLZ} , t _{PHZ}	Output Disable Time	0.8	3.5	1.0	3.8	1.5	6.8	ns
t _S	Setup Time	1.5		1.5		2.5		ns
t _H	Hold Time	1.0		1.0		1.0		ns
t _W	Pulse Width	1.5		1.5		4.0		ns
t _{OSHL} t _{OSLH}	Output to Output Skew (Note 14)		0.5		0.5		0.75	ns

Note 13: For C_L = 50 $_{\text{P}}\text{F},$ add approximately 300 ps to the AC maximum specification.

Note 14: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).

Dynamic Switching Characteristics

Symbol	Parameter	Conditions	V _{cc} (V)	T _A = +25°C Typical	Units
VOLP	Quiet Output Dynamic Peak V _{OL}	$C_{L} = 30 \text{ pF}, V_{IH} = V_{CC}, V_{II} = 0V$	1.8	0.25	
			2.5	0.6	V
			3.3	0.8	
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	$C_{L} = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	-0.25	
			2.5	-0.6	V
			3.3	-0.8	
V _{OHV}	Quiet Output Dynamic Valley V _{OH}	$C_{L} = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	1.5	
			2.5	1.9	V
			3.3	2.2	

Capacitance

Symbol	Parameter	Conditions	$T_A = +25^{\circ}C$	Units
Symbol	Farameter	Conditions	Typical	Units
CIN	Input Capacitance	V_{CC} = 1.8V, 2.5V or 3.3V, V_I = 0V or V_{CC}	6	pF
C _{OUT}	Output Capacitance	$V_{I} = 0V \text{ or } V_{CC}, V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	7	pF
C _{PD}	Power Dissipation Capacitance	$V_I = 0V \text{ or } V_{CC}, f = 10 \text{ MHz},$ $V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	20	pF

