

74VHC125 Quad Buffer with 3-STATE Outputs

General Description

The VHC125 contains four independent non-inverting buffers with 3-STATE outputs. It is an advanced high-speed CMOS device fabricated with silicon gate CMOS technology and achieves the high-speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

An input protection circuit insures that 0V to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery backup. This cir-

cuit prevents device destruction due to mismatched supply and input voltages.

Features


- High Speed: $t_{PD} = 3.8$ ns (typ) at $V_{CC} = 5$ V
- Lower power dissipation: $I_{CC} = 4$ μ A (max) at $T_A = 25^\circ$ C
- High noise immunity: $V_{NIH} = V_{NIL} = 28\%$ V_{CC} (min)
- Power down protection is provided on all inputs
- Low noise: $V_{OLP} = 0.8$ V (max)

Ordering Code:


Order Number	Package Number	Package Description
74VHC125M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
74VHC125SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHC125MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHC125N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbol



Connection Diagram



Pin Descriptions

Pin Names	Description
\bar{A}_n, B_n	Inputs
O_n	Outputs

Function Table

Inputs		Output
\bar{A}_n	B_n	O_n
L	L	L
L	H	H
H	X	Z

H = HIGH Voltage Level
L = LOW Voltage Level
Z = HIGH Impedance
X = Immaterial

Absolute Maximum Ratings (Note 1)

Supply Voltage (V_{CC})	-0.5V to +7.0V
DC Input Voltage (V_{IN})	-0.5V to +7.0V
DC Output Voltage (V_{OUT})	-0.5V to $V_{CC} + 0.5V$
Input Diode Current (I_{IK})	-20 mA
Output Diode Current (I_{OK})	± 20 mA
DC Output Current (I_{OUT})	± 25 mA
DC V_{CC} /GND Current (I_{CC})	± 50 mA
Storage Temperature (T_{STG})	-65°C to +150°C
Lead Temperature (T_L) (Soldering, 10 seconds)	260°C

Recommended Operating**Conditions** (Note 2)

Supply Voltage (V_{CC})	2.0V to +5.5V
Input Voltage (V_{IN})	0V to +5.5V
Output Voltage (V_{OUT})	0V to V_{CC}
Operating Temperature (T_{OPR})	-40°C to +85°C
Input Rise and Fall Time (t_r, t_f)	
	$V_{CC} = 3.3V \pm 0.3V$ 0 ~ 100 ns/V
	$V_{CC} = 5.0V \pm 0.5V$ 0 ~ 20 ns/V

Note 1: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifications.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V_{CC} (V)	$T_A = 25^\circ\text{C}$			$T_A = -40^\circ\text{C to } +85^\circ\text{C}$		Units	Conditions	
			Min	Typ	Max	Min	Max			
V_{IH}	HIGH Level Input Voltage	2.0 3.0 – 5.5	1.50 0.7 V_{CC}			1.50 0.7 V_{CC}		V		
V_{IL}	LOW Level Input Voltage	2.0 3.0 – 5.5			0.50 0.3 V_{CC}		0.50 0.3 V_{CC}	V		
V_{OH}	HIGH Level Output Voltage	2.0	1.9	2.0		1.9		V	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OH} = -50 \mu\text{A}$
		3.0	2.9	3.0		2.9				
		4.5	4.4	4.5		4.4				
		3.0	2.58			2.48		V		$I_{OH} = -4 \text{ mA}$ $I_{OH} = -8 \text{ mA}$
V_{OL}	LOW Level Output Voltage	2.0		0.0	0.1		0.1	V	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OL} = 50 \mu\text{A}$
		3.0		0.0	0.1		0.1			
		4.5		0.0	0.1		0.1			
		3.0			0.36		0.44	V		$I_{OL} = 4 \text{ mA}$ $I_{OL} = 8 \text{ mA}$
I_{OZ}	3-STATE Output Off-State Current	5.5			± 0.25		± 2.5	μA	$V_{IN} = V_{IH}$ or V_{IL} $V_{OUT} = V_{CC}$ or GND	
I_{IN}	Input Leakage Current	0 – 5.5			± 0.1		± 1.0	μA	$V_{IN} = 5.5V$ or GND	
I_{CC}	Quiescent Supply Current	5.5			4.0		40.0	μA	$V_{IN} = V_{CC}$ or GND	

Noise Characteristics

Symbol	Parameter	V_{CC} (V)	$T_A = 25^\circ\text{C}$		Units	Conditions
			Typ	Limits		
V_{OLP} (Note 3)	Quiet Output Maximum Dynamic V_{OL}	5.0	0.5	0.8	V	$C_L = 50 \text{ pF}$
V_{OLV} (Note 3)	Quiet Output Minimum Dynamic V_{OL}	5.0	-0.5	-0.8	V	$C_L = 50 \text{ pF}$
V_{iHD} (Note 3)	Minimum HIGH Level Dynamic Input Voltage	5.0		3.5	V	$C_L = 50 \text{ pF}$
V_{iLD} (Note 3)	Maximum HIGH Level Dynamic Input Voltage	5.0		1.5	V	$C_L = 50 \text{ pF}$

Note 3: Parameter guaranteed by design.




AC Electrical Characteristics

Symbol	Parameter	V _{CC} (V)	T _A = 25°C			T _A = -40°C to +85°C		Units	Conditions	
			Min	Typ	Max	Min	Max			
t _{PLH}	Propagation Delay Time	3.3 ± 0.3	5.6	8.0	1.0	9.5	ns	C _L = 15 pF C _L = 50 pF C _L = 15 pF C _L = 50 pF		
t _{PHL}			8.1	11.5	1.0	13.0				
		5.0 ± 0.5	3.8	5.5	1.0	6.5	ns			
			5.3	7.5	1.0	8.5				
t _{PZL}	3-STATE Output Enable Time	3.3 ± 0.3	5.4	8.0	1.0	9.5	ns	R _L = 1 kΩ C _L = 15 pF C _L = 50 pF C _L = 15 pF C _L = 50 pF		
t _{PZH}			7.9	11.5	1.0	13.0				
		5.0 ± 0.5	3.6	5.1	1.0	6.0	ns			
			5.1	7.1	1.0	8.0				
t _{PLZ}	3-STATE Output Disable Time	3.3 ± 0.3	9.5	13.2	1.0	15.0	ns	R _L = 1 kΩ C _L = 50 pF C _L = 50 pF		
t _{PHZ}		5.0 ± 0.5	6.1	8.8	1.0	10.0				
t _{OSSLH}	Output to Output Skew	3.3 ± 0.3		1.5		1.5	ns	(Note 4) C _L = 50 pF C _L = 50 pF		
t _{OSSLH}		5.0 ± 0.5		1.0		1.0				
C _{IN}	Input Capacitance		4	10		10	pF	V _{CC} = Open		
C _{OUT}	Output Capacitance		6				pF	V _{CC} = 5.0V		
C _{PD}	Power Dissipation Capacitance		14				pF	(Note 5)		

Note 4: Parameter guaranteed by design. $t_{OSSLH} = |t_{PLHmax} - t_{PLHmin}|$; $t_{OSSLH} = |t_{PHLmax} - t_{PHLmin}|$.




Note 5: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC (OPR.)} = C_{PD} * V_{CC} * f_{IN} + I_{CC}/4 (per bit).

Physical Dimensions inches (millimeters) unless otherwise noted



M14A (REV H)


14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow Package Number M14A



M14D (REV B)

14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M14D


Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



- NOTES:
- A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AB, REF NOTE 6, DATED 7/93
 - B. DIMENSIONS ARE IN MILLIMETERS
 - C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS

**14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Package Number MTC14**

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N14A

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.