

August 1993 Revised April 1999

# 74VHC153 Dual 4-Input Multiplexer

#### **General Description**

The VHC153 is an advanced high-speed CMOS device fabricated with silicon gate CMOS technology. It achieves the high-speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The VHC153 is a high-speed Dual 4-Input Multiplexer with common select inputs and individual enable inputs for each section. It can select two lines of data from four sources. The two buffered outputs present data in the true (non-inverted) form. In addition to multiplexer operation, the VHC153 can act as a function generator and generate any two functions of three variables. An input protection circuit insures that 0V to 7V can be applied to the input pins without regard to the supply voltage. This

device can be used to interface 5V to 3V systems and two supply systems such as battery backup. This circuit prevents device destruction due to mismatched supply and input voltages.

#### **Features**


- High Speed:  $t_{PD} = 5.0$  ns at  $T_A = 25$ °C
- $\blacksquare$  Low power dissipation:  $I_{CC}=4~\mu A$  (max) at  $T_A=25^{\circ}C$
- High noise immunity:  $V_{NIH} = V_{NIL} = 28\% V_{CC}$  (min)
- Power down protection is provided on all inputs
- Pin and function compatible with 74HC153

#### **Ordering Code:**


Order Number	Package Number	Package Description					
74VHC153M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow					
74VHC153SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide					
74VHC153MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide					
74VHC153N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide					

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### **Logic Symbols**



#### **Connection Diagram**



#### **Pin Descriptions**

Pin Names	Description				
I <sub>0a</sub> –I <sub>3a</sub>	Side A Data Inputs				
I <sub>0b</sub> –I <sub>3b</sub>	Side B Data Inputs				
S <sub>0</sub> , S <sub>1</sub>	Common Select Inputs				
Ea	Side A Enable Input				
$\overline{E}_b$	Side B Enable Input				
Z <sub>a</sub>	Side A Output				
Z <sub>b</sub>	Side B Output				

#### **Functional Description**

The VHC153 is a dual 4-input multiplexer. It can select two bits of data from up to four sources under the control of the common Select inputs  $(S_0, S_1)$ . The two 4-input multiplexer circuits have individual active-LOW Enables  $(\overline{\mathsf{E}}_{\mathsf{a}},\,\overline{\mathsf{E}}_{\mathsf{b}})$  which can be used to strobe the outputs independently. When the Enables  $(\overline{E}_a, \overline{E}_b)$  are HIGH, the corresponding outputs  $(Z_a, \overline{E}_b)$ Z<sub>b</sub>) are forced LOW. The VHC153 is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the Select inputs. The logic equations for the outputs are shown below.

$$\begin{split} Z_a &= \overline{E}_a \bullet (I_{0a} \bullet \overline{S}_1 \bullet \overline{S}_0 + I_{1a} \bullet \overline{S}_1 \bullet S_0 + \\ I_{2a} \bullet S_1 \bullet S_0 + I_{3a} \bullet S_1 \bullet S_0) \\ Z_b &= \overline{E}_b \bullet (I_{0b} \bullet \overline{S}_1 \bullet \overline{S}_0 + I_{1b} \bullet \overline{S}_1 \bullet S_0 + \\ I_{2b} \bullet S_1 \bullet S_0 + I_{3b} \bullet S_1 \bullet S_0) \end{split}$$


#### **Truth Table**

	lect	Inputs (a or b)					Output	
S <sub>0</sub>	S <sub>1</sub>	Ē	I <sub>0</sub>	I <sub>1</sub>	l <sub>2</sub>	I <sub>3</sub>	Z	
Х	Х	Н	Х	Х	Х	Х	L	
L	L	L	L	Х	Х	Х	L	
L	L	L	Н	Х	Х	Х	Н	
Н	L	L	Х	L	Х	Х	L	
Н	L	L	Х	Н	Х	Х	Н	
L	Н	L	Х	Х	L	Х	L	
L	Н	L	х	Х	Н	Х	Н	
Н	Н	L	х	Х	Х	L	L	
Н	Н	L	Х	Х	Х	Н	Н	

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

### **Logic Diagram**



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

#### **Absolute Maximum Ratings**(Note 1)

Supply Voltage (V<sub>CC</sub>) -0.5V to +7.0VDC Input Voltage ( $V_{IN}$ ) -0.5V to +7.0VDC Output Voltage (V<sub>OUT</sub>) -0.5 V to  $V_{CC} + 0.5 V$ Input Diode Current (I<sub>IK</sub>) -20 mA Output Diode Current (I<sub>OK</sub>) ±20 mA DC Output Current (I<sub>OUT</sub>) ±25 mA DC  $V_{CC}$ /GND Current ( $I_{CC}$ )  $\pm 50~\text{mA}$ Storage Temperature (T<sub>STG</sub>) -65°C to +150°C

Lead Temperature (T<sub>L</sub>)

(Soldering, 10 seconds) 260°C

## Recommended Operating Conditions (Note 2)

Input Rise and Fall Time (t<sub>r</sub>, t<sub>f</sub>)

 $V_{CC} = 3.3V \pm 0.3V$  0~100 ns/V  $V_{CC} = 5.0V \pm 0.5V$  0~20 ns/V

**Note 1:** Absolute maximum ratings are those values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifications.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

#### **DC Electrical Characteristics**

Symbol	Parameter	v <sub>cc</sub>		$T_A = 25^{\circ}C$		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions
Cyllibol		(V)	Min	Тур	Max	Min	Max	Ullits	Conditions
V <sub>IH</sub>	HIGH Level Input	2.0	1.50			1.50		V	
	Voltage	3.0 - 5.5	0.7 V <sub>CC</sub>			0.7 V <sub>CC</sub>		v	
V <sub>IL</sub>	LOW Level Input	2.0			0.50		0.50	V	
	Voltage	3.0 – 5.5			$0.3~\mathrm{V_{CC}}$		$0.3~\mathrm{V}_{\mathrm{CC}}$	v	
V <sub>OH</sub>	HIGH Level Output	2.0	1.9	2.0		1.9			$V_{IN} = V_{IH}$ $I_{OH} = -50 \mu A$
	Voltage	3.0	2.9	3.0		2.9		V	or V <sub>IL</sub>
		4.5	4.4	4.5		4.4			
		3.0	2.58			2.48		V	$I_{OH} = -4 \text{ mA}$
		4.5	3.94			3.80		V	$I_{OH} = -8 \text{ mA}$
V <sub>OL</sub>	LOW Level Output	2.0		0.0	0.1		0.1		$V_{IN} = V_{IH}$ $I_{OL} = 50 \mu A$
	Voltage	3.0		0.0	0.1		0.1	V	or V <sub>IL</sub>
		4.5		0.0	0.1		0.1		
		3.0			0.36		0.44	V	I <sub>OL</sub> = 4 mA
		4.5			0.36		0.44	V	$I_{OL} = 8 \text{ mA}$
I <sub>IN</sub>	Input Leakage Current	0 – 5.5			±0.1		±1.0	μΑ	V <sub>IN</sub> = 5.5V or GND
I <sub>CC</sub>	Quiescent Supply Current	5.5			4.0		40.0	μΑ	V <sub>IN</sub> = V <sub>CC</sub> or GND

3

 $t_{PLH}$ 

 $t_{\mathsf{PHL}}$ 

t<sub>PLH</sub>

 $t_{\mathsf{PHL}}$ 

C<sub>IN</sub>  $C_{PD}$   $S_n$  to  $Z_n$ 

 $\overline{E}_n$  to  $Z_n$ 

Propagation Delay

Input Capacitance

Power Dissipation

#### **AC Electrical Characteristics** $T_{\text{A}}=25^{\circ}\text{C}$ T<sub>A</sub> =-40°C to +85°C Symbol Parameter Max Max Min Тур Propagation Delay 11.9 $3.3 \pm 0.3$ 7.7 1.0 14.0 $t_{PLH}$ $I_n$ to $Z_n$ 10.2 15.4 1.0 17.5 $5.0 \pm 0.5$ 5.0 7.7 1.0 9.0 6.5 9.7 1.0 11.0 Propagation Delay

 $3.3\pm0.3$ 

 $5.0 \pm 0.5$ 

 $3.3 \pm 0.3$ 

 $5.0 \pm 0.5\phantom{0}$ 

	Capacitance								
Note 3: CPD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average									
operating current can be obtained by the equation: $I_{CC}$ (opr.) = $C_{PD}$ * $V_{CC}$ * $f_{IN}$ + $I_{CC}$ .									

10.8

13.3

6.8

8.3

6.3

8.8

4.4

5.9

16.7

20.2

9.9

11.9

10.1

13.6

6.4

8.4

10

1.0

1.0

1.0

1.0

1.0

1.0

1.0

1.0

19.5

23.0

11.5

13.5

12.0

15.5

7.5

9.5

10

Units

ns

рF

Conditions

C<sub>L</sub> = 15 pF

C<sub>L</sub> = 50 pF C<sub>L</sub> = 15 pF

C<sub>L</sub> = 50 pF

C<sub>L</sub> = 15 pF C<sub>L</sub> = 50 pF

C<sub>L</sub> = 15 pF

C<sub>L</sub> = 50 pF

C<sub>L</sub> = 15 pF


C<sub>L</sub> = 50 pF


 $C_L = 15 pF$ 


C<sub>L</sub> = 50 pF

V<sub>CC</sub> = Open

(Note 3)







Package Number N16E

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com