

August 1993 Revised April 1999

74VHC164

8-Bit Serial-In, Parallel-Out Shift Register

General Description

The VHC164 is an advanced high-speed CMOS device fabricated with silicon gate CMOS technology. It achieves the high-speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The VHC164 is a high-speed 8-Bit Serial-In/Parallel-Out Shift Register. Serial data is entered through a 2-input AND gate synchronous with the LOW-to-HIGH transition of the clock. The device features an asynchronous Master Reset which clears the register, setting all outputs LOW independent of the clock. An input protection circuit insures that 0V to 7V can be applied to the input pins without regard to the supply voltage. This device can be used

to interface 5V to 3V systems and two supply systems such as battery backup. This circuit prevents device destruction due to mismatched supply and input voltages.

Features


- High Speed: $f_{MAX} = 175 \text{ MHz at V}_{CC} = 5 \text{ V}$
- \blacksquare Low power dissipation: $I_{CC}=4~\mu\text{A}$ (max) at $T_A=25^{\circ}\text{C}$
- High noise immunity: V_{NIH} = V_{NIL} = 28% V_{CC} (min)
- Power down protection provided on all inputs
- Low noise: V_{OLP} = 0.8V (max)
- Pin and function compatible with 74HC164

Ordering Code:


Order Number	Package Number	Package Description
74VHC164M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
74VHC164SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHC164MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHC164N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbol



Connection Diagram



Pin Descriptions

Pin Names	Description
A, B	Data Inputs
CP	Clock Pulse Input (Active Rising Edge)
MR	Master Reset Input (Active LOW)
Q ₀ –Q ₇	Outputs

Functional Description


The VHC164 is an edge-triggered 8-bit shift register with serial data entry and an output from each of the eight stages. Data is entered serially through one of two inputs (A or B); either of these inputs can be used as an active High Enable for data entry through the other input. An unused input must be tied HIGH.

Each LOW-to-HIGH transition on the Clock (CP) input shifts data one place to the right and enters into $\mathbf{Q}_{\mathbf{0}}$ the logical AND of the two data inputs (A • B) that existed before the rising clock edge. A LOW level on the Master Reset (MR) input overrides all other inputs and clears the register asynchronously, forcing all Q outputs LOW.

Function Table

Operating	Inputs			Οι	utputs	
Mode	MR	Α	В	Q_0	Q ₁ –Q ₇	
Reset (Clear)	L	Х	Х	L	L–L	
Shift	Н	L	L	L	Q ₀ –Q ₆	
	Н	L	Н	L	Q ₀ –Q ₆	
	Н	Н	L	L	$Q_0 - Q_6$ $Q_0 - Q_6$ $Q_0 - Q_6$	
	Н	Н	Н	Н	Q_0-Q_6	

Logic Diagram



H = HIGH Voltage Levels L = LOW Voltage Levels

X = Immaterial

Q = Lower case letters indicate the state of the referenced input or output one setup time prior to the LOW-to-HIGH clock transition.

Absolute Maximum Ratings(Note 1)

Supply Voltage (V_{CC}) -0.5V to +7.0VDC Input Voltage (V_{IN}) -0.5V to +7.0VDC Output Voltage (V_{OUT}) $-0.5\mbox{V}$ to $\mbox{V}_{\mbox{CC}} + 0.5\mbox{V}$ DC Diode Current (I_{IK}) -20 mA Output Diode Current (I_{OK}) ±20 mA DC Output Current (I_{OUT}) ±25 mA DC V_{CC} /GND Current (I_{CC}) $\pm 75~\text{mA}$ Storage Temperature (T_{STG}) -65°C to +150°C

Lead Temperature (T_L)

(Soldering, 10 seconds)

Recommended Operating Conditions (Note 2)

Input Rise and Fall Time (t_r, t_f)

 $V_{CC} = 3.3 V \pm 0.3 V$ 0 ns/V ~ 100 ns/V $V_{CC} = 5.0 V \pm 0.5 V$ 0 ns/V ~ 20 ns/V

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of circuits outside databook specifications.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	v _{cc}	T _A = 25°C			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions	
Symbol		(V)	Min	Тур	Max	Min	Max	Units	Conditions	
V _{IH}	HIGH Level Input	2.0	1.50			1.50		V		
	Voltage	3.0- 5.5	0.7 V _{CC}			0.7 V _{CC}		v		
V _{IL}	LOW Level Input	2.0			0.50		0.50	V		
	Voltage	3.0 - 5.5			$0.3 V_{\rm CC}$		$0.3~\mathrm{V}_{\mathrm{CC}}$	v		
V _{OH}	HIGH Level Output	2.0	1.9	2.0		1.9			$V_{IN} = V_{IH}$ $I_{OH} = -50 \mu A$	
	Voltage	3.0	2.9	3.0		2.9		V	or V _{IL}	
		4.5	4.4	4.5		4.4				
		3.0	2.58			2.48		V	$I_{OH} = -4 \text{ mA}$	
		4.5	3.94			3.80		V	$I_{OH} = -8 \text{ mA}$	
V _{OL}	LOW Level Output	2.0		0.0	0.1		0.1		$V_{IN} = V_{IH}$ $I_{OL} = 50 \mu A$	
	Voltage	3.0		0.0	0.1		0.1	V	or V _{IL}	
		4.5		0.0	0.1		0.1			
		3.0			0.36		0.44	V	I _{OL} = 4 mA	
		4.5			0.36		0.44	v	$I_{OL} = 8 \text{ mA}$	
I _{IN}	Input Leakage	0 – 5.5			±0.1		±1.0	μА	V _{IN} = 5.5V or GND	
	Current							μΑ		
I _{CC}	Quiescent Supply	5.5			4.0		40.0	μА	V _{IN} = V _{CC} or GND	
	Current							μА		

260°C

Noise Characteristics

Symbol	Parameter	V _{CC}	T _A =	: 25°C	Units	Conditions	
		(V)	Тур	Limits		Conditions	
V _{OLP}	Quiet Output Maximum	5.0	0.5	0.8	V	C _L = 50 pF	
(Note 3)	Dynamic V _{OL}						
V _{OLV}	Quiet Output Minimum	5.0	-0.5	0.8	V	C _L = 50 pF	
(Note 3)	Dynamic V _{OL}						
V _{IHD}	Minimum HIGH Level	5.0		3.5	V	C _L = 50 pF	
(Note 3)	Dynamic Input Voltage						
V _{ILD}	Maximum LOW Level	5.0		1.5	V	C _L = 50 pF	
(Note 3)	Dynamic Input Voltage						

3

Note 3: Parameter guaranteed by design.

AC Electrical Characteristics


Symbol	Parameter	v _{cc}	T _A = 25°C		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions	
-,		(V)	Min	Тур	Max	Min	Max	Onne	Conditions
f _{MAX}	Maximum Clock Frequency	3.3 ± 0.3	80	125		65		MHz	C _L = 15 pF
			50	75		45		IVIII	C _L = 50 pF
		5.0 ± 0.5	125	175		105		MHz	C _L = 15 pF
			85	115		75		IVIII	C _L = 50 pF
t _{PLH}	Propagation Delay	3.3 ± 0.3		8.4	12.8	1.0	15.0	ns	C _L = 15 pF
t _{PHL}	Time (CP-Q _n)			10.9	16.3	1.0	18.5	115	C _L = 50 pF
		5.0 ± 0.5		5.8	9.0	1.0	10.5	ns	C _L = 15 pF
				7.3	11.0	1.0	12.5	115	C _L = 50 pF
t _{PLH}	Propagation Delay	3.3 ± 0.3		8.3	12.8	1.0	15.0	ns	C _L = 15 pF
t _{PHL}	Time (MR-Q _n)			10.8	16.3	1.0	18.5	115	C _L = 50 pF
		5.0 ± 0.5		5.2	8.6	1.0	10.0	ns	C _L = 15 pF
				6.7	10.6	1.0	12.0	113	C _L = 50 pF
C _{IN}	Input Capacitance			4	10		10	pF	V _{CC} = Open
C _{PD}	Power Dissipation			76				pF	(Note 4)
	Capacitance								

Note 4: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained from the equation: I_{CC} (opr.) = C_{PD} * V_{CC} * f_{IN} + I_{CC}.

AC Operating Requirements

Symbol	Parameter	V _{CC}	$T_A = 25^{\circ}C$		$T_A = -40^{\circ}C$ to $+85^{\circ}C$	11-21-	
		(V) (Note 5)	Тур	Guarar	nteed Minimum	Units	
t _W (L)	Minimum Pulse Width (CP)	3.3		5.0	5.0	50	
t _W (H)		5.0		5.0	5.0	ns	
t _W (L)	Minimum Pulse Width (MR)	3.3		5.0	5.0	ns	
		5.0		5.0	5.0		
t _S	Minimum Setup Time	3.3		5.0	6.0	ns	
		5.0		4.5	4.5	115	
t _H	Minimum Hold Time	3.3		0.0	0.0	ns	
		5.0		1.0	1.0	115	
t _{REC}	Minimum Removal Time (MR)	3.3		2.5	2.5	ns	
		5.0		2.5	2.5	115	

Note 5: V_{CC} is $3.3 \pm 0.3 V$ or $5.0 \pm 0.5 V$



5

$\begin{picture}(200,0)\put(0,0){\line(1,0){100}} \put(0,0){\line(1,0){100}} \put(0,0){\line(1,0){100$ 5.0±0.1 7.72 6.4 4.4 ± 0.1 -B-3.2 LAND PATTERN RECOMMENDATION PIN #1 IDENT. SEE DETAIL A ALL LEAD TIPS 0.90+0.15 1.2 MAX -0.10±0.05 -12.00°TOP & BOTTOM R0.16 R0.31-GAGE PLANE NOTES 0.25 A. CONFORMS TO JEDEC REGISTRATION MO-153 VARIATION ABJREF NOTE 6, DATED 7/93 0°-8° B. DIMENSIONS ARE IN MILLIMETERS C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS 0.6±0. SEATING PLANE -1.00-DETAIL A 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC14

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) $\frac{0.740 - 0.770}{(18.80 - 19.56)}$ 0.090 (2.286) 14 13 12 11 10 9 14 13 12 0.250 ± 0.010 (6.350 ± 0.254) PIN NO. 1 IDENT 1 2 3 4 5 6 7 1 2 3 $\frac{0.092}{(2.337)}$ DIA $\frac{0.030}{(0.762)}$ MAX DEPTH OPTION 1 OPTION 02 0.135 ± 0.005 $\frac{0.300 - 0.320}{(7.620 - 8.128)}$ (3.429 ± 0.127) 0.065 4° TYP Optional (1.651) (3.683 - 5.080) $\frac{0.008 - 0.016}{(0.203 - 0.406)} \text{ TYP}$ 95°±5 0.020 $\frac{0.125 - 0.150}{(3.175 - 3.810)}$ 0.075 ± 0.015 (1.905 ± 0.381) 0.280 -(7.112)-MIN $\frac{0.014 - 0.023}{(0.356 - 0.584)}$ TYP $\frac{0.100 \pm 0.010}{(2.540 \pm 0.254)} \text{ TYP}$ $\frac{0.050 \pm 0.010}{(1.270 - 0.254)} \text{ TYP}$ 0.325 + 0.040 - 0.015

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N14A

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

 $8.255 + 1.016 \\ -0.381$

N14A (REV F)

www.fairchildsemi.com