## FAIRCHILD

SEMICONDUCTOR

# 74VHC27 Triple 3-Input NOR Gate

#### **General Description**

The VHC27 is an advanced high speed CMOS 3-Input NOR Gate fabricated with silicon gate CMOS technology. It achieves the high-speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

The internal circuit is composed of 3 stages including buffer output, which provide high noise immunity and stable output. An input protection circuit insures that 0V to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery backup. This circuit

July 1994 Revised April 1999 74VHC27 Triple 3-Input NOR Gate

cuit prevents device destruction due to mismatched supply and input voltages.

#### Features


- High speed:  $t_{PD} = 4.1 \text{ ns} (typ) \text{ at } T_A = 25^{\circ}C$
- I Low power dissipation:  $I_{CC} = 2 \ \mu A$  (max) at  $T_A = 25^{\circ}C$
- High noise immunity: V<sub>NIH</sub> = V<sub>NIL</sub> = 28% V<sub>CC</sub> (min)
- Power down protection is provided on all inputs
- Low noise: V<sub>OLP</sub> = 0.8V (max)
- Pin and function compatible with 74HC27

#### **Ordering Code:**


Order Number	Package Number	Package Description
74VHC27M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
74VHC27SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHC27MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHC27N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### Logic Symbol



### **Connection Diagram**



#### **Pin Descriptions**

Pin Names	Description
A <sub>n</sub> , B <sub>n</sub> , C <sub>n</sub>	Inputs
Y <sub>n</sub>	Outputs

#### **Truth Table**

	Α	В	С	Y
	Н	Х	Х	L
	Х	Н	Х	L
	Х	Х	Н	L
	L	L	L	Н
X = Don't	Care			

© 1999 Fairchild Semiconductor Corporation DS011682.prf

# 74VHC27

#### Absolute Maximum Ratings(Note 1)

Supply Voltage (V <sub>CC</sub> )	-0.5V to +7.0V
DC Input Voltage (V <sub>IN</sub> )	-0.5V to +7.0V
DC Output Voltage (V <sub>OUT</sub> )	-0.5V to V <sub>CC</sub> + 0.5V
Input Diode Current (I <sub>IK</sub> )	–20 mA
Output Diode Current (I <sub>OK</sub> )	±20 mA
DC Output Current (I <sub>OUT</sub> )	±25 mA
DC V <sub>CC</sub> /GND Current (I <sub>CC</sub> )	±50 mA
Storage Temperature (T <sub>STG</sub> )	-65°C to +150°C
Lead Temperature (T <sub>L</sub> )	
(Soldering, 10 seconds)	260°C

# Recommended Operating Conditions (Note 2)

Supply Voltage (V <sub>CC</sub> )	2.0V to +5.5V
Input Voltage (V <sub>IN</sub> )	0V to +5.5V
Output Voltage (V <sub>OUT</sub> )	0V to V <sub>CC</sub>
Operating Temperature (T <sub>OPR</sub> )	$-40^{\circ}C$ to $+85^{\circ}C$
Input Rise and Fall Time $(t_r, t_f)$	
$V_{CC}=3.3V\pm0.3V$	0 ns/V ~ 100 ns/V
$V_{CC}=5.0V\pm0.5V$	0 ns/V ~ 20 ns/V

Note 1: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifications.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

#### **DC Electrical Characteristics**

Symbol	Parameter	V <sub>CC</sub>	$T_{A} = 25^{\circ}C \qquad T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C \qquad \text{Units} \qquad \text{Con}$		Cond	itions				
0,	i urumeter	(V)	Min	Тур	Max	Min	Max	onito	Conta	
VIH	HIGH Level	2.0	1.50			1.50		V		
	Input Voltage	3.0 - 5.5	0.7 V <sub>CC</sub>			0.7 V <sub>CC</sub>		v		
VIL	LOW Level	2.0			0.50		0.50	V		
	Input Voltage	3.0 - 5.5			0.3 V <sub>CC</sub>		0.3 V <sub>CC</sub>	v		
V <sub>OH</sub>	HIGH Level	2.0	1.9	2.0		1.9			$V_{IN} = V_{IH}$	$I_{OH} = -50 \ \mu A$
	Output Voltage	3.0	2.9	3.0		2.9		V	or V <sub>IL</sub>	
		4.5	4.4	4.5		4.4				
		3.0	2.58			2.48		V		I <sub>OH</sub> = -4 mA
		4.5	3.94			3.80		v		$I_{OH} = -8 \text{ mA}$
V <sub>OL</sub>	LOW Level	2.0		0.0	0.1		0.1		$V_{IN} = V_{IH}$	$I_{OL} = 50 \ \mu A$
	Output Voltage	3.0		0.0	0.1		0.1	V	or V <sub>IL</sub>	
		4.5		0.0	0.1		0.1			
		3.0			0.36		0.44	V		I <sub>OL</sub> = 4 mA
		4.5			0.36		0.44	v		I <sub>OL</sub> = 8 mA
I <sub>IN</sub>	Input Leakage Current	0 - 5.5			±0.1		±1.0	μΑ	$V_{IN} = 5.5V$ or	GND
Icc	Quiescent Supply Current	5.5			2.0		20.0	μΑ	$V_{IN} = V_{CC}$ or (	GND

#### **Noise Characteristics**

Symbol	Parameter	Vcc	TA	= 25°C	Units	Conditions
Cymbol	r arameter	(V)	Typ Limits		onno	Conditions
V <sub>OLP</sub>	Quiet Output Maximum	5.0	0.3	0.8	V	C <sub>L</sub> = 50 pF
(Note 3)	Dynamic V <sub>OL</sub>					
V <sub>OLV</sub>	Quiet Output Minimum	5.0	-0.3	-0.8	V	C <sub>L</sub> = 50 pF
(Note 3)	Dynamic V <sub>OL</sub>					
V <sub>IHD</sub>	Minimum HIGH Level	5.0		3.5	V	C <sub>L</sub> = 50 pF
(Note 3)	Dynamic Input Voltage					
V <sub>ILD</sub>	Maximum LOW Level	5.0		1.5	V	C <sub>L</sub> = 50 pF
(Note 3)	Dynamic Input Voltage					


Note 3: Parameter guaranteed by design.


#### **AC Electrical Characteristics**

~
4
-
$\geq$
т
$\overline{}$
C)
N
<b>N</b>

Symbol	Parameter	V <sub>cc</sub>	$T_A = 25^{\circ}C$			$T_A = -40^\circ$	C to +85°C	Units	Conditions
	Farameter	(V)	Min	Тур	Max	Min	Max	Units	Conditions
t <sub>PHL</sub>	Propagation Delay	$3.3\pm0.3$		6.2	8.8	1.0	10.5	ns	$C_L = 15 \text{ pF}$
t <sub>PLH</sub>				8.7	12.3	1.0	14.0	115	$C_L = 50 \text{ pF}$
		$5.0\pm0.5$		4.1	5.9	1.0	7.0	-	C <sub>L</sub> = 15 pF
		-		5.6	7.9	1.0	9.0	ns	$C_L = 50 \text{ pF}$
CIN	Input Capacitance			4	10		10	pF	V <sub>CC</sub> = Open
CPD	Power Dissipation			20				pF	(Note 4)
	Capacitance								


Note 4:  $C_{PD}$  is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation:  $I_{CC}$  (opr.) =  $C_{PD} * V_{CC} * f_{|N|} + I_{CC}/3$  (per gate).





www.fairchildsemi.com

5



Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.