### FAIRCHILD

SEMICONDUCTOR

# 74VHC32 Quad 2-Input OR Gate

#### **General Description**

The VHC32 is an advanced high speed CMOS 2-Input OR Gate fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

The internal circuit is composed of 4 stages including buffer output, which provide high noise immunity and stable output. An input protection circuit ensures that 0V to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages.

November 1992

Revised March 1999

#### Features

#### High Speed:


- $t_{\text{PD}}$  = 3.8 ns (typ) at  $V_{\text{CC}}$  = 5V
- Low Power Dissipation:
- $I_{CC} = 2 \mu A$  (Max) at  $T_A = 25^{\circ}C$
- High Noise Immunity:  $V_{NIH} = V_{NIL} = 28\% V_{CC}$  (Min)
- Power down protection is provided on all inputs
- Low Noise: V<sub>OLP</sub> = 0.8V (Max)
- Pin and Function Compatible with 74HC32

### **Ordering Code:**

Order Number	Package Number	Package Description
74VHC32M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow
74VHC32SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHC32MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHC32N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide


Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### Logic Symbol



#### **Connection Diagram**

**Truth Table** 



#### Pin Descriptions

A <sub>n</sub> , B <sub>n</sub> Inputs O <sub>n</sub> Outputs	Pin Names	Description
O <sub>n</sub> Outputs	A <sub>n</sub> , B <sub>n</sub>	Inputs
	O <sub>n</sub>	Outputs

Α	В	0
Н	Н	Н
L	н	Н
н	L	н
L	L	L

© 1999 Fairchild Semiconductor Corporation DS011518.prf

# 74VHC32

#### Absolute Maximum Ratings(Note 1)

Supply Voltage (V <sub>CC</sub> )	-0.5V to +7.0V
DC Input Voltage (V <sub>IN</sub> )	-0.5V to +7.0V
DC Output Voltage (V <sub>OUT</sub> )	$-0.5 V$ to $V_{CC} + 0.5 V$
Input Diode Current (I <sub>IK</sub> )	–20 mA
Output Diode Current (I <sub>OK</sub> )	±20 mA
DC Output Current (I <sub>OUT</sub> )	±25 mA
DC V <sub>CC</sub> /GND Current (I <sub>CC</sub> )	±50 mA
Storage Temperature (T <sub>STG</sub> )	$-65^{\circ}C$ to $+150^{\circ}C$
Lead Temperature (T <sub>L</sub> )	
(Soldering, 10 seconds)	260°C

#### **Recommended Operating** Conditions (Note 2)

Supply Voltage (V <sub>CC</sub> )	2.0V to +5.5V
Input Voltage (V <sub>IN</sub> )	0V to +5.5V
Output Voltage (V <sub>OUT</sub> )	0V to V <sub>CC</sub>
Operating Temperature (T <sub>OPR</sub> )	$-40^{\circ}C$ to $+85^{\circ}C$
Input Rise and Fall Time $(t_r, t_f)$	
$V_{CC} = 3.3V \pm 0.3V$	0 ~ 100 ns/V
$V_{CC} = 5.0V \pm 0.5V$	0 ~ 20 ns/V

Note 1: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifica-tions should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading vari-ables. Fairchild does not recommend operation outside databook specifica-tions.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

### **DC Electrical Characteristics**

Symbol	Parameter	Vcc	$T_A = 25^{\circ}C$			$T_A = -40^{\circ}C$ to $+85^{\circ}C$		Units	Conditions
		(V)	Min	Тур	Max	Min	Max	Units	Conditions
V <sub>IH</sub>	HIGH Level	2.0	1.50			1.50		V	
	Input Voltage	3.0 - 5.5	0.7 V <sub>CC</sub>			0.7 V <sub>CC</sub>		v	
V <sub>IL</sub>	LOW Level	2.0			0.50		0.50	V	
	Input Voltage	3.0 - 5.5			0.3 V <sub>CC</sub>		0.3 V <sub>CC</sub>	v	
V <sub>OH</sub>	HIGH Level	2.0	1.9	2.0		1.9			$V_{IN} = V_{IH}  I_{OH} = -50 \ \mu A$
	Output Voltage	3.0	2.9	3.0		2.9		V	or V <sub>IL</sub>
		4.5	4.4	4.5		4.4			
		3.0	2.58			2.48		V	$I_{OH} = -4 \text{ mA}$
		4.5	3.94			3.80		v	$I_{OH} = -8 \text{ mA}$
V <sub>OL</sub>	LOW Level	2.0		0.0	0.1		0.1		$V_{IN} = V_{IH}$ $I_{OL} = 50 \ \mu A$
	Output Voltage	3.0		0.0	0.1		0.1	V	or V <sub>IL</sub>
		4.5		0.0	0.1		0.1		
		3.0			0.36		0.44	V	$I_{OL} = 4 \text{ mA}$
		4.5			0.36		0.44	v	I <sub>OL</sub> = 8 mA
I <sub>IN</sub>	Input Leakage	0 - 5.5			±0.1		±1.0	μA	V <sub>IN</sub> = 5.5V or GND
	Current								
I <sub>CC</sub>	Quiescent Supply Current	5.5			2.0		20.0	μA	$V_{IN} = V_{CC} \text{ or } GND$

#### **Noise Characteristics**

Symbol	Parameter	V <sub>cc</sub>	T <sub>A</sub> =	25°C	Units	Conditions		
Gymbol	i arameter	(V)	Тур	Limit				
V <sub>OLP</sub>	Quiet Output Maximum	5.0	0.3	0.8	V	C <sub>L</sub> = 50 pF		
(Note 3)	Dynamic V <sub>OL</sub>							
V <sub>OLV</sub>	Quiet Output Minimum	5.0	-0.3	-0.8	V	C <sub>L</sub> = 50 pF		
(Note 3)	Dynamic V <sub>OL</sub>							
V <sub>IHD</sub>	Minimum HIGH Level	5.0		3.5	V	C <sub>L</sub> = 50 pF		
(Note 3)	Dynamic Input Voltage							
V <sub>ILD</sub>	Maximum LOW Level	5.0		1.5	V	C <sub>L</sub> = 50 pF		
(Note 3)	Dynamic Input Voltage							
Note 3: Parameter guaranteed by design.								


Note 3: Parameter guaranteed by design.


# **AC Electrical Characteristics**


# 74VHC32

Symbol	Parameter	V <sub>CC</sub>	$T_A = 25^{\circ}C$			$T_A = -40^{\circ}C$ to $+85^{\circ}C$		Units	Conditions
Symbol		(V)	Min	Тур	Max	Min	Max	Units	Conditions
t <sub>PHL</sub>	Propagation Delay	3.3		5.5	7.9	1.0	9.5	ns	C <sub>L</sub> = 15 pF
t <sub>PLH</sub>		±0.3		8.0	11.4	1.0	13.0	115	C <sub>L</sub> = 50 pF
		5.0		3.8	5.5	1.0	6.5	ns	C <sub>L</sub> = 15 pF
		±0.5		5.3	7.5	1.0	8.5	115	C <sub>L</sub> = 50 pF
CIN	Input Capacitance			4	10		10	pF	V <sub>CC</sub> = Open
CPD	Power Dissipation			14				pF	(Note 4)
	Capacitance								

Note 4:  $C_{PD}$  is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation:  $I_{CC}$  (opr.) =  $C_{PD} * V_{CC} * f_{|N|} + I_{CC}/4$  (per gate).







Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.