

April 1994 Revised April 1999

# 74VHC4316 Quad Analog Switch with Level Translator

### **General Description**

These devices are digitally controlled analog switches implemented in advanced silicon-gate CMOS technology. These switches have low "on" resistance and low "off" leakages. They are bidirectional switches, thus any analog input may be used as an output and vice-versa. Three supply pins are provided on the 4316 to implement a level translator which enables this circuit to operate with 0V–6V logic levels and up to  $\pm 6V$  analog switch levels. The 4316 also has a common enable input in addition to each switch's control which when HIGH will disable all switches to their off state. All analog inputs and outputs and digital

inputs are protected from electrostatic damage by diodes to  $\ensuremath{V_{CC}}$  and ground.

### **Features**

- Typical switch enable time: 20 ns
- Wide analog input voltage range: ±6V
- Low "on" resistance: 50 typ.  $(V_{CC}-V_{EE}=4.5V)$ 30 typ.  $(V_{CC}-V_{EE}=9V)$
- Low quiescent current: 80 µA maximum (74VHC)
- Matched switch characteristics
- Individual switch controls plus a common enable
- Pin functional compatible with 74HC4316

### **Ordering Code:**


Order Number	Package Number	Package Description
74VHC4316M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
74VHC4316WM	M16B	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74VHC4316MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHC4316N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0,300 Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.


### **Truth Table**

Inp	outs	Switch		
Ē	CTL	I/O-O/I		
Н	Х	"OFF"		
L	L	"OFF"		
L	Н	"ON"		

### **Connection Diagram**



### **Logic Diagram**



### Absolute Maximum Ratings(Note 1)

(Note 2)

Supply Voltage (V <sub>CC</sub> )	-0.5 to +7.5V
Supply Voltage (V <sub>EE</sub> )	+0.5 to -7.5V
DC Control Input Voltage (V <sub>IN</sub> )	$-1.5$ to $V_{CC}$ +1.5 $V$
DC Switch I/O Voltage (V <sub>IO</sub> )	$V_{\mbox{\footnotesize EE}}$ –0.5 to $V_{\mbox{\footnotesize CC}}$ +0.5 V
Clamp Diode Current (I <sub>IK</sub> , I <sub>OK</sub> )	±20 mA
DC Output Current, per pin (I <sub>OUT</sub> )	±25 mA
DC V <sub>CC</sub> or GND Current, per pin (I <sub>CC</sub> )	±50 mA
Storage Temperature Range (T <sub>STG</sub> )	-65°C to +150°C
Power Dissipation (P <sub>D</sub> ) (Note 3)	600 mW
S.O. Package only	500 mW
Lead Temperature (T <sub>L</sub> )	
(Soldering 10 seconds)	260°C

## Recommended Operating Conditions

		Min	Max	Units
Supply Voltage	e (V <sub>CC</sub> )	2	6	V
Supply Voltage	e (V <sub>EE</sub> )	0	-6	V
DC Input or O	utput Voltage	0	$V_{CC}$	V
$(V_{IN}, V_{OUT})$				
Operating Ten	nperature Range (T <sub>A</sub> )	-40	+85	°C
Input Rise or F	Fall Times			
$(t_r, t_f)$	$V_{CC} = 2.0V$		1000	ns
	$V_{CC} = 4.5V$		500	ns
	$V_{CC} = 6.0V$		400	ns
	$V_{CC} = 12.0V$		250	ns

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation temperature derating — plastic "N" package: –
12 mW/°C from 65°C to 85°C.

### DC Electrical Characteristics (Note 4)

Symbol	Parameter	Conditions	V <sub>EE</sub>	V <sub>CC</sub>	$T_A = 25^{\circ}C$		$T_A = -40^{\circ}C$ to $+85^{\circ}C$	Units
Cyllibol			**EE		Тур	Gua		
V <sub>IH</sub>	Minimum HIGH			2.0V		1.5	1.5	
	Level Input			4.5V		3.15	3.15	V
	Voltage			6.0V		4.2	4.2	
V <sub>IL</sub>	Maximum LOW			2.0V		0.5	0.5	
	Level Input			4.5V		1.35	1.35	V
	Voltage			6.0V		1.8	1.8	
R <sub>ON</sub>	Minimum "ON"	V <sub>CTL</sub> = V <sub>IH</sub> ,	GND	4.5V	100	170	200	Ω
	Resistance	$I_S = 2.0 \text{ mA}$	-4.5V	4.5V	40	85	105	
	(Note 5)	$V_{IS} = V_{CC}$ to $V_{EE}$	-6.0V	6.0V	30	70	85	
		(Figure 1)						
		V <sub>CTL</sub> = V <sub>IH</sub> ,	GND	2.0V	100	180	215	
		I <sub>S</sub> = 2.0 mA	GND	4.5V	40	80	100	
		$V_{IS} = V_{CC}$ or $V_{EE}$	-4.5V	4.5V	50	60	75	
		(Figure 1)	-6.0V	6.0V	20	40	60	
R <sub>ON</sub>	Maximum "ON"	V <sub>CTL</sub> = V <sub>IH</sub>	GND	4.5V	10	15	20	
	Resistance	$V_{IS} = V_{CC}$ to $V_{EE}$	-4.5V	4.5V	5	10	15	Ω
	Matching		-6.0V	6.0V	5	10	15	
I <sub>IN</sub>	Maximum Control	V <sub>IN</sub> = V <sub>CC</sub> or GND	GND	6.0V		±0.1	±1.0	μΑ
	Input Current							
I <sub>IZ</sub>	Maximum Switch	$V_{OS} = V_{CC}$ or $V_{EE}$						
	"OFF" Leakage	$V_{IS} = V_{EE}$ or $V_{CC}$	GND	6.0V		±30	±300	nA
	Current	$V_{CTL} = V_{IL}$	-6.0V	6.0V		±50	±500	
		(Figure 2)						
I <sub>IZ</sub>	Maximum Switch	V <sub>IS</sub> = V <sub>CC</sub> to V <sub>EE</sub>						
	"ON" Leakage	$V_{CTL} = V_{IH}$	GND	6.0V		±20	±75	nA
	Current	V <sub>OS</sub> = OPEN	-6.0V	6.0V		±30	±150	
		(Figure 3)						
I <sub>CC</sub>	Maximum Quiescent	V <sub>IN</sub> = V <sub>CC</sub> or GND	GND	6.0V		1.0	10	μΑ
	Supply Current	$I_{OUT} = 0 \mu A$	-6.0V	6.0V		4.0	40	

Note 4: For a power supply of 5V ±10% the worst case on resistances (R<sub>ON</sub>) occurs for VHC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case V<sub>IH</sub> and V<sub>IL</sub> occur at V<sub>CC</sub> = 5.5V and 4.5V respectively. (The V<sub>IH</sub> value at 5.5V is 3.85V.) The worst case leakage current occurs for CMOS at the higher voltage and so the 5.5V values should be used.

Note 5: At supply voltages ( $V_{CC}^{-}V_{EE}$ ) approaching 2V the analog switch on resistance becomes extremely non-linear. Therefore it is recommended that these devices be used to transmit digital only when using these supply voltages.

### **AC Electrical Characteristics**

 $V_{CC} = 2.0V - 6.0V$ ,  $V_{EE} = 0V - 6V$ ,  $C_L = 50$  pF unless otherwise specified

Symbol	Parameter	Conditions	VEE	v <sub>cc</sub>	T <sub>A</sub> =⊦	-25°C	T <sub>A</sub> =-40°C to +85°C	Units
			V EE	<b>v</b> cc	Тур	Guar	anteed Limits	
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation		GND	3.3V	15	30	37	
	Delay Switch In to		GND	4.5V	5	10	13	ns
	Out		-4.5V	4.5V	4	8	12	
			-6.0V	6.0V	3	7	11	
t <sub>PZL</sub> , t <sub>PZH</sub>	Maximum Switch Turn	$R_L = 1 k\Omega$	GND	3.3V	25	97	120	
	"ON" Delay		GND	4.5V	20	35	43	ns
	(Control)		-4.5V	4.5V	15	32	39	
			-6.0V	6.0V	14	30	37	
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Maximum Switch Turn	$R_L = 1 k\Omega$	GND	3.3V	35	145	180	
	"OFF" Delay		GND	4.5V	25	50	63	ns
	(Control)		-4.5V	4.5V	20	44	55	
			-6.0V	6.0V	20	44	55	
t <sub>PZL</sub> , t <sub>PZH</sub>	Maximum Switch		GND	3.3V	27	120	150	
FZL, FZII	Turn "ON" Delay		GND	4.5V	20	41	52	ns
	(Enable)		-4.5V	4.5V	19	38	48	
	(=11212)		-6.0V	6.0V	18	36	45	
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Maximum Switch		GND	3.3V	42	155	190	
'PLZ' 'PHZ	Turn "OFF" Delay		GND	4.5V	28	53	67	ns
	(Enable)		-4.5V	4.5V	23	47	59	
	(Lilabic)		-6.0V	6.0V	21	47	59	
	Minimum Frequency	$R_I = 600\Omega$ , $V_{IS} = 2V_{PP}$	0.0 V	4.5	40	77	00	
	Response (Figure 7)	at (V <sub>CC</sub> -V <sub>EE</sub> /2)	-4.5V	4.5V	100			MHz
	20 log (V <sub>OS</sub> /V <sub>IS</sub> )= -3 dB	(Note 6)(Note 7)	-4.5V	4.51	100			IVII IZ
	Control to Switch	$R_L = 600\Omega$ , $f = 1$ MHz	0V	4.5V	100			
	Feedthrough Noise	$C_L = 50 \text{ pF}$	-4.5V	4.5V	250			mV
	(Figure 8)	(Note 7)(Note 8)	-4.5V	4.51	230			IIIV
	Crosstalk Between	$R_L = 600\Omega$ , $f = 1$ MHz	0V	4.5V	-52			
		K <sub>L</sub> = 60052, I = 1 IVIHZ	-4.5V	4.5V	-52 -50			dB
	any Two Switches		-4.5V	4.50	-50			ав
	(Figure 9)	D 0000 ( 4 MIL-						
	Switch OFF Signal	$R_L = 600\Omega$ , $f = 1 \text{ MHz}$	0) (	4 => 4				
	Feedthrough	$V_{CTL} = V_{IL}$	0V	4.5V	-42			dB
	Isolation		-4.5V	4.5V	-44			
	(Figure 10)	(Note 7)(Note 8)						
THD	Sinewave Harmonic	$R_L = 10 \text{ K}\Omega$ , $C_L = 50 \text{ pF}$ ,						
	Distortion	f = 1 KHz						%
	(Figure 11)	$V_{IS} = 4 V_{PP}$	0V	4.5V	0.013			
		$V_{IS} = 8 V_{PP}$	-4.5V	4.5V	0.008			
C <sub>IN</sub>	Maximum Control				5			pF
	Input Capacitance							
C <sub>IN</sub>	Maximum Switch				35			pF
	Input Capacitance							
C <sub>IN</sub>	Maximum Feedthrough	V <sub>CTL</sub> = GND			0.5			pF
	Capacitance							
C <sub>PD</sub>	Power Dissipation				15			pF
	Capacitance			1	l	I		


Note 6: Adjust 0 dBm for f = 1 kHz (Null R<sub>L</sub>/Ron Attenuation).

Note 7:  $V_{IS}$  is centered at  $V_{CC}$ – $V_{EE}$ /2.


Note 8: Adjust for 0 dBm.


3


## **AC Test Circuits and Switching Time Waveforms** CONTROL VCC FIGURE 2. "OFF" Channel Leakage Current FIGURE 1. "ON" Resistance CONTROL AMMETER 1 OF 4 SWITCHES FIGURE 3. "ON" Channel Leakage Current 1 OF 4 O. SWITCHES VEE <- t<sub>PHL</sub> FIGURE 4. t<sub>PHL</sub>, t<sub>PLH</sub> Propagation Delay Time Signal Input to Signal Output CONTROL VCC I/O 1 OF 4 O. SWITCHES FIGURE 5. $t_{\text{PZL}}, t_{\text{PLZ}}$ Propagation Delay Time Control to Signal Output tPHZ 1 OF 4 SWITCHES O/ VEE V<sub>OH</sub> $\textbf{FIGURE 6.} \ \textbf{t}_{\textbf{PZH}}, \textbf{t}_{\textbf{PHZ}} \ \textbf{Propagation Delay Time Control to Signal Output}$



### **Typical Performance Characteristics**









### **Special Considerations**

In certain applications the external load-resistor current may include both  $V_{CC}$  and signal line components. To avoid drawing  $V_{CC}$  current when switch current flows into the analog switch input pins, the voltage drop across the switch must not exceed 0.6V (calculated from the ON resistance).



7



#### Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 0.740 = 0.780 (18.80 = 19.81) 16 15 14 13 12 11 10 9 16 15 INDEX 0.250 ± 0.010 (6.350 ± 0.254) PIN NO. 1 IDENT 1 2 3 4 5 6 7 8 1 2 \_ IDENT OPTION 01 OPTION 02 $\frac{0.065}{(1.651)}$ $\frac{0.130 \pm 0.005}{(3.302 \pm 0.127)}$ $\frac{0.060}{(1.524)}$ TYP 4° TYP OPTIONAL 0.300 **-** 0.320 (7.620 **-** 8.128) ¥ $\frac{0.145 - 0.200}{(3.683 - 5.080)}$ 95°±5° 0.008 = 0.016 (0.203 = 0.406) TYP 90° ± 4° TYP $\frac{0.020}{(0.508)}$ MIN 0.280 (7.112) MIN 0.125 **-** 0.150 (3.175 **-** 3.810) $\frac{0.030 \pm 0.015}{(0.762 \pm 0.381)}$ 0.014 - 0.023 0.100 ± 0.010 (0.325 +0.040 -0.015 (0.356 - 0.584)(2.540 ± 0.254) TYP 0.050 ± 0.010 N16E (REV F)

16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N16E

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

(8.255 **+**1.016 **-**0.381)

www.fairchildsemi.com