FAIRCHILD

SEMICONDUCTOR TM

74VHC541 Octal Buffer/Line Driver with 3-STATE Outputs

General Description

The VHC541 is an advanced high-speed CMOS device fabricated with silicon gate CMOS technology. It achieves the high-speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

The VHC541 is an octal buffer/line driver designed to be employed as memory and address drivers, clock drivers and bus oriented transmitter/receivers.

This device is similar in function to the VHC244 while providing flow-through architecture (inputs on opposite side from outputs). This pinout arrangement makes this device especially useful as an output port for microprocessors, allowing ease of layout and greater PC board density. An input protection circuit insures that 0V to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and two supply systems such as battery backup. This circuit prevents device destruction due to mismatched supply and input voltages.

August 1993

Revised April 1999

Features


- High Speed: t_{PD} = 3.5 ns (typ) at V_{CC} = 5V
- E Low power dissipation: $I_{CC} = 4 \ \mu A$ (max) at $T_A = 25^{\circ}C$
- High noise immunity: $V_{NIH} = V_{NIL} = 28\% V_{CC}$ (min)
- Power down protection is provided on all inputs
- Low noise: V_{OLP} = 0.9V (typ)
- Pin and function compatible with 74HC541

Ordering Code:


Order Number	Package Number	Package Description
74VHC541M	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74VHC541SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHC541MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHC541N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram



Logic Symbol



Pin Descriptions

Pin Names	Descriptions					
$\overline{OE}_1, \overline{OE}_2$	3-STATE Output Enable Inputs					
I ₀ - I ₇	Inputs					
O ₀ - O ₇	3-STATE Outputs					

Truth Table

Inputs			Outputs
OE ₁	OE ₂	I	
L	L	Н	Н
Н	Х	Х	Z
Х	н	Х	Z
L	L	L	L
/oltage Level oltage Level	X = Imma Z = High I	terial mpedance	

© 1999 Fairchild Semiconductor Corporation DS011639.prf

74VHC541

Absolute Maximum Ratings(Note 1)

Supply Voltage (V _{CC})	-0.5V to +7.0V
DC Input Voltage (V _{IN})	-0.5V to +7.0V
DC Output Voltage (V _{OUT})	$-0.5V$ to $V_{CC} + 0.5V$
Input Diode Current (I _{IK})	–20 mA
Output Diode Current (I _{OK})	±20 mA
DC Output Current (I _{OUT})	±25 mA
DC V _{CC} /GND Current (I _{CC})	±75 mA
Storage Temperature (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$
Lead Temperature (TL)	
(Soldering, 10 seconds)	260°C

Recommended Operating Conditions (Note 2)

Supply Voltage (V _{CC})	2.0V to +5.5V
Input Voltage (V _{IN})	0V to +5.5V
Output Voltage (V _{OUT})	0V to V _{CC}
Operating Temperature (T _{OPR})	$-40^{\circ}C$ to $+85^{\circ}C$
Input Rise and Fall Time (t_r, t_f)	
$V_{CC} = 3.3V \pm 0.3V$	0 ~ 100 ns/V
$V_{CC} = 5.0V \pm 0.5V$	0 ~ 20 ns/V

Note 1: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifications.

Note 2: Unused inputs must be held HIGH or LOW. They may not float

DC Electrical Characteristics

Symbol	Parameter	V _{CC}	$T_A = 25^{\circ}C$			$T_A = -40^{\circ}C$ to $+85^{\circ}C$		Units	Conditions	
Symbol		(V)	Min	Тур	Max	Min	Max	Units	Conditions	
V _{IH}	HIGH Level Input	2.0	1.50			1.50		v		
	Voltage	3.0 - 5.5	0.7 V _{CC}			0.7 V _{CC}		v		
V _{IL}	LOW Level Input	2.0			0.50		0.50	v		
	Voltage	3.0 - 5.5			0.3 V _{CC}		0.3 V _{CC}	v		
V _{OH}	HIGH Level Output	2.0	1.9	2.0		1.9			$V_{IN} = V_{IH}$	$I_{OH} = -50 \ \mu A$
	Voltage	3.0	2.9	3.0		2.9		V	or V _{IL}	
		4.5	4.4	4.5		4.4				
		3.0	2.58			2.48		V		I _{OH} = -4 mA
		4.5	3.94			3.80		v		I _{OH} = -8 mA
V _{OL}	LOW Level Output	2.0		0.0	0.1		0.1		$V_{IN} = V_{IH}$	I _{OL} = 50 μA
	Voltage	3.0		0.0	0.1		0.1	V	or V _{IL}	
		4.5		0.0	0.1		0.1			
		3.0			0.36		0.44	v		I _{OL} = 4 mA
		4.5			0.36		0.44	v		I _{OL} = 8 mA
I _{OZ}	3-STATE Output	5.5			±0.25		±2.5	μA	$V_{IN} = V_{IH}$ or	V _{IL}
	Off-State Current							μΑ	$V_{OUT} = V_{CC}$	or GND
I _{IN}	Input Leakage Current	0 - 5.5			±0.1		±1.0	μΑ	V _{IN} = 5.5V o	r GND
I _{CC}	Quiescent Supply Current	5.5			4.0		40.0	μΑ	V _{IN} = V _{CC} or	GND

Noise Characteristics

Symbol	Parameter	V _{cc}	T _A =	25°C	Units	Conditions		
Cymbol	i diameter	(V)	Тур	Limits	onito	Conditions		
V _{OLP}	Quiet Output Maximum Dynamic	5.0	0.9	1.2	V	C _L = 50 pF		
(Note 3)	V _{OL}				v			
V _{OLV}	Quiet Output Minimum Dynamic	5.0	-0.8	-1.0	V	C _L = 50 pF		
(Note 3)	V _{OL}				v			
V _{IHD}	Minimum HIGH Level Dynamic	5.0		3.5	V	C _L = 50 pF		
(Note 3)	Input Voltage				v			
V _{ILD}	Maximum HIGH Level Dynamic	5.0		1.5	V	C _L = 50 pF		
(Note 3)	Input Voltage				v			

Note 3: Parameter guaranteed by design.


AC Electrical Characteristics


74VHC541

Symbol	Parameter	V _{cc}	$T_A = 25^{\circ}C$			$T_A = -40^\circ C \text{ to } +85^\circ C$		Units	Conditions	
-,		(V)	Min	Тур	Max	Min	Max	onna	Conc	
t _{PLH}	Propagation Delay	3.3 ± 0.3		5.0	7.0	1.0	8.5	ns		C _L = 15 pl
t _{PHL}	Time			7.5	10.5	1.0	12.0	115		$C_L = 50 \text{ pl}$
		5.0 ± 0.5		3.5	5.0	1.0	6.0	ns		C _L = 15 pl
		-		5.0	7.0	1.0	8.0	115		$C_L = 50 \text{ pl}$
t _{PZL}	3-STATE Output	$\textbf{3.3}\pm\textbf{0.3}$		6.8	10.5	1.0	12.5	ns	$R_L = 1 k\Omega$	C _L = 15 pl
t _{PZH}	Enable Time			9.3	14.0	1.0	16.0	115		$C_L = 50 \text{ pl}$
		5.0 ± 0.5		4.7	7.2	1.0	8.5	ns		C _L = 15 pl
				6.2	9.2	1.0	10.5	115		$C_L = 50 \text{ pl}$
t _{PLZ}	3-STATE	$\textbf{3.3}\pm\textbf{0.3}$		11.2	15.4	1.0	17.5		$R_L = 1 k\Omega$	$C_L = 50 \text{ pl}$
t _{PHZ}	Output	5.0 ± 0.5		6.0	8.8	1.0	10.0	ns		$C_L = 50 \text{ pl}$
	Disable Time									
t _{OSLH}	Output to Output Skew	$\textbf{3.3}\pm\textbf{0.3}$			1.5		1.5	-	(Note 4)	$C_L = 50 \text{ pl}$
t _{OSHL}		5.0 ± 0.5			1.0		1.0	ns		$C_L = 50 \text{ pl}$
CIN	Input Capacitance			4	10		10	pF	V _{CC} = Open	
C _{OUT}	Output Capacitance			6				pF	$V_{CC} = 5.0V$	/
C _{PD}	Power Dissipation Capacitance			18				pF	(Note 5)	


Note 4: Parameter guaranteed by design. $t_{OSLH} = |t_{PLHmax} - t_{PLHmin}|; t_{OSHL} = |t_{PHLmax} - t_{PHLmin}|.$

Note 5: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC} (OPR.) = C_{PD} * V_{CC} * $f_{IN} + I_{CC}/8$ (per bit).





74VHC541



Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.