FAIRCHILD

SEMICONDUCTOR

74VHC86 Quad 2-Input Exclusive-OR Gate

General Description

The VHC86 is an advanced high speed CMOS Quad Exclusive OR Gate fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

An input protection circuit ensures that 0V to 7V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5V to 3V systems and on two supply systems such as battery back up. This November 1992 Revised April 1999

circuit prevents device destruction due to mismatched sup-

 \blacksquare Low Power Dissipation: I_{CC} = 2 μA (Max.) @ T_A = 25°C

■ High Noise Immunity: V_{NIH} = V_{NIL} = 28% V_{CC} (Min.)

Power down protection is provided on all inputs

■ High Speed: t_{PD} = 4.8 ns (typ) at V_{CC} = 5V

Low Noise: V_{OLP} = 0.8V (Max.)
Pin and Function Compatible with 74HC86

ply and input voltages.

Features


74VHC86 Quad 2-Input Exclusive-OR Gate

Ordering Code:


| Order Number | Package Number | Package Description |
|--------------|----------------|--|
| 74VHC86M | M14A | 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow |
| 74VHC86SJ | M14D | 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide |
| 74VHC86MTC | MTC14 | 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide |
| 74VHC86N | N14A | 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide |

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbol



Connection Diagram



Pin Descriptions

| Pin Names | Description |
|--------------------------------|-------------|
| A ₀ -A ₃ | Inputs |
| B ₀ -B ₃ | Inputs |
| O ₀ –O ₃ | Outputs |
| | |

| _ | | | |
|------|-----|-------|--|
| T ri | ith | Table | |
| | лсп | Iavic | |

| Α | В | 0 |
|---|---|---|
| L | L | L |
| L | Н | Н |
| Н | L | Н |
| Н | Н | L |

© 1999 Fairchild Semiconductor Corporation DS011517.prf

74VHC86

Absolute Maximum Ratings(Note 1)

| Supply Voltage (V _{CC}) | -0.5V to +7.0V |
|--|---------------------------------|
| DC Input Voltage (VIN) | -0.5V to +7.0V |
| DC Output Voltage (V _{OUT}) | -0.5V to V _{CC} + 0.5V |
| Input Diode Current (I _{IK}) | –20 mA |
| Output Diode Current (I _{OK}) | ±20 mA |
| DC Output Current (I _{OUT}) | ±25 mA |
| DC V _{CC} /GND Current (I _{CC}) | ±50 mA |
| Storage Temperature (T _{STG}) | -65°C to +150°C |
| Lead Temperature (T _L) | |
| (Soldering, 10 seconds) | 260°C |
| | |

Recommended Operating Conditions (Note 2)

| Supply Voltage (V _{CC}) | 2.0V to +5.5V |
|---|----------------------------------|
| Input Voltage (V _{IN}) | 0V to +5.5V |
| Output Voltage (V _{OUT}) | 0V to V _{CC} |
| Operating Temperature (T _{OPR}) | $-40^{\circ}C$ to $+85^{\circ}C$ |
| Input Rise and Fall Time (t_r, t_f) | |
| $V_{CC}=3.3V\pm0.3V$ | 0 ns/V ~ 100 ns/V |
| $V_{CC}=5.0V\pm0.5V$ | 0 ns/V ~ 20 ns/V |

Note 1: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifications.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

| Symbol | Parameter | Vcc | $T_A = 25^{\circ}C$ | | | $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ | | Units | Conditions | |
|-----------------|--------------------------|-----------|---------------------|-----|---------------------|---|---------------------|-------|---|--|
| Cymbol | | (V) | Min | Тур | Max | Min | Max | Units | Conditions | |
| V _{IH} | HIGH Level | 2.0 | 1.50 | | | 1.50 | | V | | |
| | Input Voltage | 3.0 - 5.5 | 0.7 V _{CC} | | | 0.7 V _{CC} | | v | | |
| VIL | LOW Level | 2.0 | | | 0.50 | | 0.50 | v | | |
| | Input Voltage | 3.0 - 5.5 | | | 0.3 V _{CC} | | 0.3 V _{CC} | v | | |
| V _{OH} | HIGH Level | 2.0 | 1.9 | 2.0 | | 1.9 | | | $V_{IN} = V_{IH}$ $I_{OH} = -50 \mu$ | |
| | Output Voltage | 3.0 | 2.9 | 3.0 | | 2.9 | | V | or V _{IL} | |
| | | 4.5 | 4.4 | 4.5 | | 4.4 | | | | |
| | | 3.0 | 2.58 | | | 2.48 | | V | I _{OH} = -4 m | |
| | | 4.5 | 3.94 | | | 3.80 | | v | I _{OH} = -8 m | |
| V _{OL} | LOW Level | 2.0 | | 0.0 | 0.1 | | 0.1 | | $V_{IN} = V_{IH}$ $I_{OL} = 50 \ \mu A$ | |
| | Output Voltage | 3.0 | | 0.0 | 0.1 | | 0.1 | V | or V _{IL} | |
| | | 4.5 | | 0.0 | 0.1 | | 0.1 | | | |
| | | 3.0 | | | 0.36 | | 0.44 | V | I _{OL} = 4 mA | |
| | | 4.5 | | | 0.36 | | 0.44 | v | I _{OL} = 8 mA | |
| I _{IN} | Input Leakage Current | 0 - 5.5 | | | ±0.1 | | ±1.0 | μA | $V_{IN} = 5.5V \text{ or GND}$ | |
| I _{CC} | Quiescent Supply Current | 5.5 | | | 2.0 | | 20.0 | μA | $V_{IN} = V_{CC} \text{ or } GND$ | |

Noise Characteristics


| Symbol | Parameter | Vcc | T _A = | 25°C | Units | Conditions | |
|------------------------------|--|-----|------------------|-------|-------|------------------------|--|
| Cymbol | i didificici | (V) | Тур | Limit | onito | | |
| V _{OLP} (Note 3) | Quiet Output Maximum Dynamic V _{OL} | 5.0 | 0.3 | 0.8 | V | C _L = 50 pF | |
| V _{OLV} (Note 3) | Quiet Output Minimum Dynamic V _{OL} | 5.0 | -0.3 | -0.8 | V | C _L = 50 pF | |
| V _{IHD} (Note 3) | Minimum HIGH Level Dynamic Input Voltage | 5.0 | | 3.5 | V | C _L = 50 pF | |
| V _{ILD} (Note 3) | Maximum LOW Level Dynamic Input Voltage | 5.0 | | 1.5 | V | C _L = 50 pF | |
| Note 3: Par | ameter guaranteed by design. | | | | • | | |


AC Electrical Characteristics


74VHC86

| Symbol | Parameter | V _{CC} | $T_A = 25^{\circ}C$ | | | $T_A = -40^{\circ}C$ to $+85^{\circ}C$ | | Units | Conditions |
|------------------|-------------------------------|-----------------|---------------------|-----|------|--|------|----------|------------------------|
| | Falameter | (V) | Min | Тур | Max | Min | Max | - 011115 | conditions |
| t _{PHL} | Propagation Delay | 3.3 ± 0.3 | | 7.0 | 11.0 | 1.0 | 13.0 | ns | C _L = 15 pF |
| t _{PLH} | | | | 9.5 | 14.5 | 1.0 | 16.5 | 115 | $C_L = 50 \text{ pF}$ |
| | | 5.0 ± 0.5 | | 4.8 | 6.8 | 1.0 | 8.0 | 00 | C _L = 15 pF |
| | | | | 6.3 | 8.8 | 1.0 | 10.0 | ns | $C_L = 50 \text{ pF}$ |
| CIN | Input Capacitance | | | 4 | 10 | | 10 | pF | V _{CC} = Open |
| CPD | Power Dissipation Capacitance | | | 18 | | | | pF | (Note 4) |

Note 4: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC} (opr.) = $C_{PD} * V_{CC} * f_{IN} + I_{CC}/4$ (per gate).







Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.