

July 1997 Revised March 1999

74VHCT08A Quad 2-Input AND Gate

General Description

The VHCT08A is an advanced high speed CMOS 2 Input AND Gate fabricated with silicon gate CMOS technology. It achieves the high-speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

The internal circuit is composed of 4 stages including buffer output, which provide high noise immunity and stable output.

Protection circuits ensure that 0V to 7V can be applied to the input pins without regard to the supply voltage and to the output pins with $V_{CC}=0$ V. These circuits prevent device destruction due to mismatched supply and input/output voltages. This device can be used to interface 3V to

 $5\mbox{\ensuremath{\text{V}}}$ systems and two supply systems such as battery backup.

Features


- High speed: $t_{PD} = 5.0$ ns (typ) at $T_A = 25$ °C
- High noise immunity: $V_{IH} = 2.0V$, $V_{IL} = 0.8V$
- Power down protection is provided on all inputs and outputs
- Low noise: $V_{OLP} = 0.8V$ (max)
- Low power dissipation:
 - $I_{CC} = 2 \mu A \text{ (max)} @ T_A = 25^{\circ}C$
- Pin and function compatible with 74HCT08

Ordering Code:


Order Number	Package Number	Package Description
74VHCT08AM	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
74VHCT08ASJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHCT08AMTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHCT08AN	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0,300 Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code

Logic Symbol



Connection Diagram



Pin Descriptions

Pin Names	Description				
A _n , B _n	Inputs				
O _n	Outputs				

Truth Table

Α	В	0
L	L	L
L	Н	L
Н	L	L
Н	Н	Н

Absolute Maximum Ratings(Note 1)

 $\begin{array}{lll} \mbox{Supply Voltage (V_{CC})} & -0.5 \mbox{V to } +7.0 \mbox{V} \\ \mbox{DC Input Voltage (V_{IN})} & -0.5 \mbox{V to } +7.0 \mbox{V} \\ \mbox{DC Output Voltage (V_{OUT})} & \end{array}$

(Note 2)

 $\begin{array}{c} \mbox{(Note 3)} & -0.5 \mbox{V to 7.0V} \\ \mbox{Input Diode Current (I_{\mbox{\scriptsize IK}})} & -20 \mbox{ mA} \end{array}$

-0.5V to $V_{CC} + 0.5V$

 $\begin{array}{lll} \text{Output Diode Current (I_{OK}) (Note 4)} & \pm 20 \text{ mA} \\ \text{DC Output Current (I_{OUT})} & \pm 25 \text{ mA} \\ \text{DC V}_{CC}/\text{GND Current (I}_{CC}) & \pm 50 \text{ mA} \\ \end{array}$

Storage Temperature (T_{STG}) -65°C to +150°C

Lead Temperature (T_L)

(Soldering, 10 seconds) 260°C

Recommended Operating Conditions (Note 5)

Supply Voltage (V_{CC}) 4.5V to 5.5V Input Voltage (V_{IN}) 0V to +5.5V

Output Voltage (V_{OUT})

 $\begin{array}{cc} \mbox{(Note 2)} & \mbox{OV to V}_{\mbox{CC}} \\ \mbox{(Note 3)} & \mbox{OV to 5.5V} \\ \mbox{Operating Temperature (T}_{\mbox{OPR}}) & -40^{\circ}\mbox{C to +85}^{\circ}\mbox{C} \end{array}$

Input Rise and Fall Time (t_r, t_f)

 $V_{CC} = 5.0 \text{V} \pm 0.5 \text{V}$ 0 ns/V ~ 20 ns/V

Note 1: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifications.

Note 2: HIGH or LOW state. I_{OUT} absolute maximum rating must be observed.

Note 3: $V_{CC} = 0V$.

Note 4: $V_{OUT} < GND$, $V_{OUT} > V_{CC}$ (Outputs Active).

Note 5: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V _{CC}	T _A = 25°C			$T_A = -40^{\circ}C$ to $+85^{\circ}C$		Units	Conditions	
Symbol	Farameter	(V)	Min	Min Typ Max		Min Max		Ullits	Conditions	
V _{IH}	HIGH Level	4.5	2.0			2.0		V		
	Input Voltage	5.5	2.0			2.0		V		
V _{IL}	LOW Level	4.5			0.8		0.8	V		
	Input Voltage	5.5			0.8		8.0	V		
V _{OH}	HIGH Level	4.5	4.40	4.50		4.40		V		$I_{OH} = -50 \mu A$
	Output Voltage	4.5	3.94			3.80		V	or V _{IL}	$I_{OH} = -8 \text{ mA}$
V _{OL}	LOW Level Output Voltage	4.5		0.0	0.1		0.1	V		$I_{OL} = 50 \mu A$
		4.5			0.36		0.44	V	or V _{IL}	I _{OL} = 8 mA
I _{IN}	Input Leakage Current	0 – 5.5			±0.1		±1.0	μΑ	V _{IN} = 5.5V or GND	
I _{CC}	Quiescent Supply Current	5.5			2.0		20.0	μΑ	V _{IN} = V _{CC} or GND	
ГССТ	Maximum I _{CC} / Input	5.5			1.35		1.50	mA	V _{IN} = 3.4V Other Inputs = V _{CC} or GND	
I _{OFF}	Output Leakage Current	0.0			0.5		5.0	μΑ	V _{OUT} = 5.5\	V
	(Power Down State)									

Noise Characteristics


Symbol	Parameter	V _{CC} (V)	T _A =	25°C	Units	Conditions	
Syllibol	Farameter		Тур	Limit	Units	Conditions	
V _{OLP} (Note 6)	Quiet Output Maximum Dynamic V _{OL}	5.0	0.4	0.8	V	C _L = 50 pF	
V _{OLV} (Note 6)	Quiet Output Minimum Dynamic V _{OL}	5.0	-0.4	-0.8	V	C _L = 50 pF	
V _{IHD} (Note 6)	Minimum HIGH Level Dynamic Input Voltage	5.0		2.0	V	C _L = 50 pF	
V _{ILD} (Note 6)	Maximum LOW Level Dynamic Input Voltage	5.0		0.8	V	C _L = 50 pF	

Note 6: Parameter guaranteed by design.


AC Electrical Characteristics

Symbol	Parameter	V _{CC} (V)	T _A = 25°C			T _A = -40°	C to +85°C	Units	Conditions
Cynnbon			Min	Тур	Max	Min	Max	Oilles	Conditions
t _{PLH}	Propagation Delay	5.0		5.0	6.9	1.0	8.0	ns	C _L = 15 pF
t _{PHL}		±0.5		5.5	7.9	1.0	9.0		C _L = 50 pF
C _{IN}	Input Capacitance			4	10		10	pF	V _{CC} = Open
C _{PD}	Power Dissipation Capacitance			18				pF	(Note 7)

Note 7: C_{PD} is defined as the value of the internal equivalent capacitance, which is calculated from the operating current consumption without load. Average operating current can be obtained from the equation: I_{CC} (opr.) = C_{PD} * V_{CC} * f_{IN} + I_{CC} /4 (per gate)



Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 5.0±0.1 7.72 6.4 4.4±0.1 3.2 LAND PATTERN RECOMMENDATION PIN #1 IDENT. SEE DETAIL A ALL LEAD TIPS 0.90+0.15 1.2 MAX _0.09-0.20 0.10±0.05 0.65 , -12.00°T□P & B□TT□M R0.16 R0.31-GAGE PLANE NOTES 0.25 A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION ABJREF NOTE 6, DATED 7/93 0.-8. B. DIMENSIONS ARE IN MILLIMETERS C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS 0.6±0.1 SEATING PLANE -1.00-DETAIL A 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC14



Package Number N14A

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com