

July 1997 Revised April 1999

74VHCT374A Octal D-Type Flip-Flop with 3-STATE Outputs

General Description

The VHCT374A is an advanced high speed CMOS octal flip-flop with 3-STATE output fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. This 8-bit D-type flip-flop is controlled by a clock input (CP) and an output enable input (OE). When the $\overline{\text{OE}}$ input is HIGH, the eight outputs are in a high impedance state.

Protection circuits ensure that 0V to 7V can be applied to the input and output (Note 1) pins without regard to the supply voltage. This device can be used to interface 3V to 5V systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages.

Note 1: Outputs in OFF-State.

Features


- High speed: $f_{MAX} = 140 \text{ MHz}$ (typ) at $T_A = 25^{\circ}\text{C}$
- High noise immunity: $V_{IH} = 2.0V$, $V_{IL} = 0.8V$
- Power down protection is provided on all inputs and outputs
- Low power dissipation: $I_{CC} = 4~\mu A~(max) @ T_A = 25^{\circ} C$
- Pin and function compatible with 74HCT374

Ordering Code:


| Order Number | Package Number | Package Description |
|---------------|----------------|---|
| 74VHCT374AM | M20B | 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide |
| 74VHCT374ASJ | M20D | 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide |
| 74VHCT374AMTC | MTC20 | 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide |
| 74VHCT374AN | N20A | 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide |

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbol



Connection Diagram



Pin Descriptions

| Pin Names | Description |
|--------------------------------|-----------------------------|
| D ₀ –D ₇ | Data Inputs |
| CP | Clock Pulse Input 3-STATE |
| ŌĒ | Output Enable Input 3-STATE |
| O ₀ -O ₇ | Outputs |

Functional Description


The VHCT374A consists of eight edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable (OE) LOW, the contents of the eight flip-flops are available at the outputs. When the OE is HIGH, the outputs go to the high impedance state. Operation of the OE input does not affect the state of the flip-

Truth Table

| | Outputs | | |
|----------------|---------|----|----------------|
| D _n | СР | OE | O _n |
| Н | ~ | L | Н |
| L | ~ | L | L |
| Х | Х | Н | Z |

- H = HIGH Voltage Level L = LOW Voltage Level

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 2)

 $\label{eq:supply Voltage VCC} \begin{array}{ll} \text{Supply Voltage (V}_{\text{CC}}) & -0.5\text{V to } +7.0\text{V} \\ \text{DC Input Voltage (V}_{\text{IN}}) & -0.5\text{V to } +7.0\text{V} \\ \end{array}$

DC Output Voltage (V_{OUT})

(Note 3) $-0.5 \text{V to V}_{\text{CC}} + 0.5 \text{V}$

(Note 4) -0.5 V to +7.0 V Input Diode Current (I_{IK}) -20 mA

Output Diode Current (I_{OK})

 $(\text{Note 5}) \hspace{3.2cm} \pm 20 \hspace{.1cm} \text{mA}$

 $\begin{array}{ll} \mbox{DC Output Current (I}_{\mbox{OUT}}) & \pm 25 \mbox{ mA} \\ \mbox{DC V}_{\mbox{CC}}/\mbox{GND Current (I}_{\mbox{CC}}) & \pm 75 \mbox{ mA} \\ \end{array}$

Storage Temperature (T_{STG}) Lead Temperature (T_L)

(Soldering, 10 seconds)

Recommended Operating Conditions (Note 6)

Supply Voltage (V_{CC}) 4.5V to +5.5V

Input Voltage (V_{IN}) 0V to +5.5V

Output Voltage (V_{OUT})

(Note 3) 0V to V_{CC} (Note 4) 0V to 5.5V

Operating Temperature (T_{OPR}) $-40^{\circ}C$ to $+85^{\circ}C$

Input Rise and Fall Time $(t_r,\,t_f)$

 $\label{eq:VCC} V_{CC} = 5.0 \text{V} \pm 0.5 \text{V} \qquad \qquad 0 \text{ ns/V} \sim 20 \text{ ns/V}$

Note 2: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifications.

Note 3: HIGH or LOW state. I_{OUT} absolute maximum rating must be

bserved.

Note 4: When outputs are in OFF-State or when V_{CC} = OV. Note 5: V_{OUT} < GND, V_{OUT} > V_{CC} (Outputs Active).

Note 6: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

| Symbol | Parameter | V _{CC} | T _A = 25°C | | | $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ | | Units | Conditions | |
|------------------|--------------------------------|-----------------|-----------------------|------|-------|---|------|--------|-------------------------------|--------------------------|
| Cymbol | i diameter | (V) | Min | Тур | Max | Min | Max | Oilles | 0011 | ditions |
| V _{IH} | HIGH Level | 4.5 | 2.0 | | | 2.0 | | V | | |
| | Input Voltage | 5.5 | 2.0 | | | 2.0 | | v | | |
| V _{IL} | LOW Level | 4.5 | | | 8.0 | | 0.8 | V | | |
| | Input Voltage | 5.5 | | | 8.0 | | 0.8 | v | | |
| V _{OH} | HIGH Level | 4.5 | 4.40 | 4.50 | | 4.40 | | V | $V_{IN} = V_{IH}$ | $I_{OH} = -50 \mu A$ |
| | Output Voltage | 4.5 | 3.94 | | | 3.80 | | V | or V _{IL} | I _{OH} = -8 mA |
| V _{OL} | LOW Level | 4.5 | | 0.0 | 0.1 | | 0.1 | V | $V_{IN} = V_{IH}$ | I _{OL} = +50 uA |
| | Output Voltage | 4.5 | | | 0.36 | | 0.44 | V | or V _{IL} | I _{OL} = +8 mA |
| I _{OZ} | 3-STATE Output | 5.5 | | | ±0.25 | | ±2.5 | μА | $V_{IN} = V_{IH}$ or | V _{IL} |
| | OFF-State Current | 3.3 | | | ±0.25 | | 12.0 | μΑ | $V_{OUT} = V_{CC}$ | or GND |
| I _{IN} | Input Leakage Current | 0-5.5 | | | ±0.1 | | ±1.0 | μΑ | V _{IN} = 5.5V or GND | |
| I _{CC} | Quiescent Supply Current | 5.5 | | | 4.0 | | 40.0 | μΑ | $V_{IN} = V_{CC}$ or GND | |
| I _{CCT} | Maximum I _{CC} /Input | 5.5 | | | 1.35 | | 1.50 | mA | $V_{IN} = 3.4V$ | |
| | | 3.3 | | | 1.55 | | 1.50 | IIIA | Other Inputs | $= V_{CC}$ or GND |
| I _{OFF} | Output Leakage Current | 0.0 | | | 0.5 | | 5.0 | μА | $V_{OUT} = 5.5V$ | ' |
| | (Power Down State) | 0.0 | | | 0.0 | | 0.0 | μΛ | | |

-65°C to +150°C

260°C

Noise Characteristics

| Symbol | Parameter | v _{cc} | T _A = | 25°C | Units | Conditions | |
|------------------------------|--|-----------------|------------------|--------|----------|------------------------|--|
| - Cy | | (V) | Тур | Limits | 5 | Containent | |
| V _{OLP} (Note 7) | Quiet Output Maximum Dynamic V _{OL} | 5.0 | 1.2 | 1.6 | V | C _L = 50 pF | |
| V _{OLV} (Note 7) | Quiet Output Minimum Dynamic V _{OL} | 5.0 | -1.2 | -1.6 | V | C _L = 50 pF | |
| V _{IHD} (Note 7) | Minimum HIGH Level Dynamic Input Voltage | 5.0 | | 2.0 | V | C _L = 50 pF | |
| V _{ILD} (Note 7) | Maximum LOW Level Dynamic Input Voltage | 5.0 | | 0.8 | V | C _L = 50 pF | |

Note 7: Parameter guaranteed by design.

AC Electrical Characteristics


| Symbol | Parameter | v _{cc} | T _A = 25°C | | | $T_A = -40^{\circ}C$ to $+85^{\circ}C$ | | Units | Conditions | |
|-------------------|-------------------------------|-----------------|-----------------------|-----|------|--|------|--------|------------------------|-------------------------|
| Cymbol | r drameter | (V) | Min | Тур | Max | Min | Max | Oiiii | Containone | |
| t _{PLH} | Propagation Delay Time | 5.0 ± 0.5 | | 4.1 | 9.4 | 1.0 | 10.5 | ns | | $C_{L} = 15 \text{ pF}$ |
| t _{PHL} | | 3.0 ± 0.3 | | 5.6 | 10.4 | 1.0 | 11.5 | 115 | | $C_{L} = 50 \text{ pF}$ |
| t _{PZL} | 3-STATE Output Enable Time | 5.0 ± 0.5 | | 6.5 | 10.2 | 1.0 | 11.5 | ns | $R_L = 1 k\Omega$ | $C_{L} = 15 \text{ pF}$ |
| t_{PZH} | | 3.0 ± 0.3 | | 7.3 | 11.2 | 1.0 | 12.5 | 115 | | $C_{L} = 50 \text{ pF}$ |
| t _{PLZ} | 3-STATE Output Disable Time | 5.0 ± 0.5 | | 7.0 | 11.2 | 1.0 | 12.0 | ns | $R_L = 1 k\Omega$ | $C_{L} = 50 \text{ pF}$ |
| t_{PHZ} | | 3.0 ± 0.3 | | 7.0 | 11.2 | 1.0 | 12.0 | 115 | | |
| t _{OSLH} | Output to Output Skew | 5.0 ± 0.5 | | | 1.0 | | 1.0 | | (Note 8) | |
| t _{OSHL} | | 3.0 ± 0.3 | | | 1.0 | | 1.0 | | (Note 6) | |
| f _{MAX} | Maximum Clock Frequency | 5.0 ± 0.5 | 90 | 140 | | 80 | | MHz | | $C_{L} = 15 \text{ pF}$ |
| | | J.U ± U.J | 85 | 130 | | 75 | | IVITIZ | | $C_L = 50 pF$ |
| C _{IN} | Input | | | 4 | 10 | | 10 | pF | V _{CC} = Ope | n |
| | Capacitance | | | 4 | 10 | | 10 | þΓ | | |
| C _{OUT} | Output Capacitance | | | 9 | | | | pF | V _{CC} = 5.0\ | / |
| C _{PD} | Power Dissipation Capacitance | | | 25 | | | | pF | (Note 9) | |

Note 8: Parameter guaranteed by design. $t_{OSLH} = |t_{PLH \; max} - t_{PLH \; min}|; t_{OSHL} = |t_{PHL \; max} - t_{PHL \; min}|$

Note 9: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC} (opr.) = C_{PD} * V_{CC} * f_{IN} + I_{CC} /8 (per F/F). The total C_{PD} when n pcs. of the octal D Flip-Flop operates can be calculated by the equation: C_{PD} (total) = 20 + 12m.

AC Operating Requirements

| Symbol | Parameter | V _{CC} (V) | | $T_A = 25^{\circ}C$ | | T _A = -40° | Units | |
|--------------------|---------------------|---------------------|-----|---------------------|-----|-----------------------|-------|-------|
| | | | Min | Тур | Max | Min | Max | Ointo |
| t _W (H) | Minimum Pulse | 5.0 ± 0.5 | 6.5 | | | 8.5 | | ns |
| $t_W(L)$ | Width (CP) | 5.0 ± 0.5 | 0.5 | | | 0.5 | | 115 |
| t _S | Minimum Set-up Time | 5.0 ± 0.5 | 2.5 | | | 2.5 | | ns |
| t _H | Minimum Hold Time | 5.0 ± 0.5 | 2.5 | | | 2.5 | | 115 |




Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 6.5±0.1 -0.20 7.72 6,4 4.4±0.1 -B-32 O.2 C B A PIN #1 IDENT. -LAND PATTERN RECOMMENDATION SEE DETAIL A -0.90+0.15 -0.10 0.09-0.20 -12.00° R0.09min GAGE PLANE DIMENSIONS ARE IN MILLIMETERS NOTES: 10.25] SEATING PLANE— A. CONFORMS TO JEDEC REGISTRATION MD-153, VARIATION AC, REF NOTE 6, DATE 7/93. -0.6±0.1 -R0.09mln

- REF NOTE 6, DATE 7/93.

 B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLDS FLASH, AND TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC20

DETAIL A



20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N20A

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com