

June 1997 Revised April 1999

# 74VHCT541A Octal Buffer/Line Driver with 3-STATE Outputs

#### **General Description**

The VHCT541A is an advanced high-speed CMOS device fabricated with silicon gate CMOS technology. It achieves the high-speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

The VHCT541A is an octal buffer/line driver designed to be employed as memory and address drivers, clock drivers and bus oriented transmitter/receivers.

This device is similar in function to the VHCT244A while providing flow-through architecture (inputs on opposite side from outputs). This pinout arrangement makes this device especially useful as an output port for microprocessors, allowing ease of layout and greater PC board density.

Protection circuits ensure that 0V to 7V can be applied to the input and output (Note 1) pins without regard to the supply voltage. This device can be used to interface 3V to 5V systems and two supply systems such as battery backup. This circuit prevents device destruction due to mismatched supply and input voltages.

Note 1: Outputs in OFF-state.

#### **Features**


- High Speed:  $t_{PD} = 5.5$  ns (typ) at  $V_{CC} = 5V$
- $\blacksquare$  Low power dissipation:  $I_{CC}=4~\mu\text{A}$  (max) at  $T_A=25^{\circ}\text{C}$
- Power down protection is provided on all inputs and outputs
- Pin and function compatible with 74HCT541

#### **Ordering Code:**

Order Number	Package Number	Package Description
74VHCT541AM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74VHCT541ASJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHCT541AMTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHCT541AN	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.


#### **Logic Symbol**



#### **Pin Descriptions**

Pin Names	Description						
$\overline{OE}_1, \overline{OE}_2$	3-STATE Output Enable Inputs						
I <sub>0</sub> - I <sub>7</sub>	Inputs						
O <sub>0</sub> - O <sub>7</sub>	3-STATE Outputs						

### **Connection Diagram**



#### **Truth Table**

	Outpute					
OE <sub>1</sub>	OE <sub>2</sub>	ı	Outputs			
L	L	Н	Н			
Н	Χ	X	Z			
X	Н	X	Z			
L	L	L	L			

H = HIGH Voltage Level X = Immaterial L = LOW Voltage Level Z = High Impedance

#### **Absolute Maximum Ratings**(Note 2)

Supply Voltage ( $V_{CC}$ ) -0.5V to +7.0V DC Input Voltage ( $V_{IN}$ ) -0.5V to +7.0V

DC Output Voltage (V<sub>OUT</sub>)

(Note 3) -0.5V to 7.0V (Note 4) -0.5V to V  $_{CC}$  + 0.5V

Input Diode Current (I<sub>IK</sub>) Output Diode Current (I<sub>OK</sub>)

(Note 5) ±20 mA ±25 mA

DC Output Current (I<sub>OUT</sub>) DC V<sub>CC</sub>/GND Current (I<sub>CC</sub>) ±75 mA Storage Temperature (T<sub>STG</sub>)  $-65^{\circ}C$  to  $+150^{\circ}C$ 

Lead Temperature (T<sub>L</sub>)

(Soldering, 10 seconds) 260°C

#### **Recommended Operating** Conditions (Note 6)

4.5V to +5.5V Supply Voltage ( $V_{CC}$ ) 0V to +5.5V Input Voltage (V<sub>IN</sub>)

Output Voltage (V<sub>OUT</sub>)

0V to  $V_{CC}$ (Note 4) (Note 3) 0V to 5.5V -40°C to +85°C

Operating Temperature (T<sub>OPR</sub>)

Input Rise and Fall Time (t<sub>r</sub>, t<sub>f</sub>)

 $V_{CC} = 5.0V \pm 0.5V$ 0 ~ 20 ns/V

Note 2: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifica-

Note 3: When Outputs are in OFF-State OR when  $V_{CC} = 0V$ .

Note 4: HIGH or LOW state  $I_{\mbox{OUT}}$  absolute maximum rating must be

observed.

-20 mA

Note 5:  $V_{OUT}$  <GND,. $V_{OUT}$  >  $V_{CC}$  (Outputs Active).

Note 6: Unused inputs must be held HIGH or LOW. They may not float.

#### **DC Electrical Characteristics**

Symbol	Parameter	V <sub>CC</sub>	T <sub>A</sub> = 25°C			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions		
Cymbol	i arameter	(V)	Min	Тур	Max	Min	Max	Oille	Conditions		
V <sub>IH</sub>	HIGH Level Input Voltage	4.5 – 5.5	2.0			2.0		V			
V <sub>IL</sub>	LOW Level Input Voltage	4.5 – 5.5			8.0		8.0	V			
V <sub>OH</sub>	HIGH Level Output Voltage	4.5	4.4	4.5		4.4		V	$V_{IN} = V_{IH}$	$I_{OH} = -50 \mu A$	
		4.5	3.94			3.80		V		$I_{OH} = -8 \text{ mA}$	
V <sub>OL</sub>	LOW Level Output Voltage	4.5		0.0	0.1		0.1	V	$V_{IN} = V_{IL}$	$I_{OL} = +50 \mu A$	
		4.5			0.36		0.44	V		I <sub>OL</sub> = +8 mA	
l <sub>OZ</sub>	3-STATE Output	5.5			±0.25		±2.5	μΑ	$V_{IN} = V_{IH}$ or $V_{IL}$		
	Off-State Current								$V_{OUT} = V_{CC}$ or GND		
I <sub>IN</sub>	Input Leakage Current	0 – 5.5			±0.1		±1.0	μΑ	V <sub>IN</sub> = 5.5V or GND		
I <sub>CC</sub>	Quiescent Supply Current	5.5			4.0		40.0	μΑ	V <sub>IN</sub> = V <sub>CC</sub> or GND		
I <sub>CCT</sub>	Maximum I <sub>CC</sub> /Input	5.5			1.35		1.50	mA	V <sub>IN</sub> = 3.4V		
									Other Input	$ts = V_{CC}$ or GND	
I <sub>OFF</sub>	Output Leakage Current	0			0.5		5.0	μΑ	V <sub>OUT</sub> = 5.5V		

#### **Noise Characteristics**

Symbol	Parameter	v <sub>cc</sub>	T <sub>A</sub> =	25°C	Units	Conditions	
0,		(V)	Тур	Limits	•	001101110	
V <sub>OLP</sub> (Note 7)	Quiet Output Maximum Dynamic V <sub>OL</sub>	5.0	1.2	1.6	V	C <sub>L</sub> = 50 pF	
V <sub>OLV</sub> (Note 7)	Quiet Output Minimum Dynamic V <sub>OL</sub>	5.0	-1.2	-1.6	V	C <sub>L</sub> = 50 pF	
V <sub>IHD</sub> (Note 7)	Minimum HIGH Level Dynamic Input Voltage	5.0		2.0	V	C <sub>L</sub> = 50 pF	
V <sub>ILD</sub> (Note 7)	Maximum HIGH Level Dynamic Input Voltage	5.0		0.8	V	C <sub>L</sub> = 50 pF	


Note 7: Parameter guaranteed by design.

## **AC Electrical Characteristics**

Symbol	Parameter	V <sub>CC</sub>	T <sub>A</sub> = 25°C			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions	
	raiailletei	(V)	Min	Тур	Max	Min	Max	Units	Conc	iitions
t <sub>PLH</sub>	Propagation Delay	$5.0\pm0.5$		5.0	6.9	1.0	8.0	ns		$C_{L} = 15  pF$
t <sub>PHL</sub>	Time			5.5	7.9	1.0	9.0	115		$C_L = 50 pF$
t <sub>PZL</sub>	3-STATE Output	$5.0 \pm 0.5$		8.3	11.3	1.0	13.0	ns	$R_L = 1 k\Omega$	$C_{L} = 15  pF$
t <sub>PZH</sub>	Enable Time			8.8	12.3	1.0	14.0	115		$C_L = 50 pF$
t <sub>PLZ</sub>	3-STATE Output	$5.0 \pm 0.5$		9.4	11.9	1.0	13.5	ns	$R_L = 1 k\Omega$	$C_{L} = 50  pF$
t <sub>PHZ</sub>	Disable Time									
t <sub>OSLH</sub>	Output to Output Skew	$5.0 \pm 0.5$			1.0		1.0	ns	(Note 8)	$C_{L} = 50  pF$
t <sub>OSHL</sub>										
C <sub>IN</sub>	C <sub>IN</sub> Input Capacitance			4	10		10	pF	V <sub>CC</sub> = Ope	n
C <sub>OUT</sub>	Output Capacitance			9				pF	V <sub>CC</sub> = 5.0V	
C <sub>PD</sub>	Power Dissipation Capacitance			19				pF	(Note 9)	

 $\textbf{Note 8:} \ \text{Parameter guaranteed by design.} \ t_{\text{OSLH}} = |t_{\text{PLHmax}} - t_{\text{PLHmin}}|; \ t_{\text{OSHL}} = |t_{\text{PHLmax}} - t_{\text{PHLmin}}|.$ 

Note 9:  $C_{PD}$  is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation:  $I_{CC}$  (OPR.) =  $C_{PD}$  \*  $V_{CC}$  \*  $f_{IN}$  +  $I_{CC}$ /8 (per bit).



## Physical Dimensions inches (millimeters) unless otherwise noted (Continued) -0.20 4.16 64 4.4±0.1 -B-3,2 ₩0.42 ALL LEAD TIPS PIN #1 IDENT. -LAND PATTERN RECOMMENDATION SEE DETAIL A -0.90<sup>+0.15</sup> 0.09-0.20 0.19-0.30 + 0.100 A B CS -12.00° R0.09min GAGE PLANE DIMENSIONS ARE IN MILLIMETERS NOTES: A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AC, REF NOTE 6, DATE 7/93. -0.6±0.1--R0.09mln B. DIMENSIONS ARE IN MILLIMETERS. C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLDS FLASH, AND TIE BAR EXTRUSIONS. DETAIL A D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC20

5

#### Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 1.013-1.040 (25.73-26.42) 0.092 × 0.030 (2.337 × 0.762) MAX DP 0.032 ±0,005 20 19 18 17 16 15 14 13 12 11 20 19 (0.813±0.127) RAD 0.260 ±0.005 PIN NO. 1 IDENT 6.604 ±0.127) PIN NO. 1 IDENT 0.280 **DPTION 1** (7.112) MIN 1 2 3 4 5 6 7 8 9 10 0.090 OPTION 2 0.300-0.320 (2.286) (7.620-8.128 0.060 (1.524) TYP 0.040 0.130 0.005 (1.016) TYP 0.065 (3.302 0.127) (1.651) 0.145-0.200 (3.683-5.080) 95°± 5° 0.009-0.015 90°± 0.004° (0.229-0.381) TYP 0.060 ±0.005 0.020 0.100±0.010 0.125-0.140 (0.508)0.018 ± 0.003 $(2.540 \pm 0.254)$ (3.175-3.556) 0.325 +0.040 -0.015 (1.524 ± 0.127) (0.457 ± 0.076) (8.255 +1.016)

20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N20A

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

N20A (REV G)