FAIRCHILD

SEMICONDUCTOR

74VHCT574A **Octal D-Type Flip-Flop with 3-STATE Outputs**

General Description

The VHCT574A is an advanced high speed CMOS octal flip-flop with 3-STATE output fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. This 8-bit D-type flipflop is controlled by a clock input (CP) and an Output Enable input (\overline{OE}). When the \overline{OE} input is HIGH, the eight outputs are in a high impedance state.

Protection circuits ensure that 0V to 7V can be applied to the input and output (Note 1) pins without regard to the supply voltage. This device can be used to interface 3V to 5V systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages. Note 1: Outputs in OFF-State

July 1997

Revised April 1999


Features

- High speed: $f_{MAX} = 140 \text{ MHz}$ (typ) at $T_A = 25^{\circ}\text{C}$
- Power Down Protection is provided on all inputs and outputs.
- Low Noise: V_{OLP} = 1.6V (max)
- Low Power Dissipation: $I_{CC}=4~\mu A$ (max) @ $T_{A}=25^{\circ}C$
- Pin and Function Compatible with 74HCT574

Ordering Code:

Order Number	Package Number	Package Description						
74VHCT574AM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide						
74VHCT574ASJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide						
74VHCT574AMTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide						
74VHCT574AN	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide						
Surface mount package	Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.							

Logic Symbol



Connection Diagram

 D_1

ο,

D5

D₆



Pin Descriptions

Pin Names	Description
D ₀ -D ₇	Data Inputs
CP	Clock Pulse Input 3-STATE
OE	Output Enable Input 3-STATE
O ₀ -O ₇	Outputs

DS500029.prf © 1999 Fairchild Semiconductor Corporation


Functional Description

The VHCT574A consists of eight edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable (\overline{OE}) LOW, the contents of the eight flip-flops are available at the outputs. When the $\overline{\text{OE}}$ is HIGH, the outputs go to the high impedance state. Operation of the OE input does not affect the state of the flipflops.

Truth Table

	Inputs	Outputs	
D _n	CP	OE	On
Н	~	L	н
L	~	L	L
х	х	н	Z

H = HIGH Voltage Level L = LOW Voltage Level



Absolute Maximum Ratings(Note 2)

Sup	oply Voltage (V _{CC})	-0.5V to +7.0V
DC	Input Voltage (V _{IN})	-0.5V to +7.0V
DC	Output Voltage (V _{OUT})	
1)	Note 3)	–0.5V to V _{CC} + 0.5V
1)	Note 4)	-0.5V to +7.0V
Inp	ut Diode Current (I _{IK})	–20 mA
Out	put Diode Current (I _{OK}) (Note 5)	±20 mA
DC	Output Current (I _{OUT})	±25 mA
DC	V _{CC} /GND Current (I _{CC})	±75 mA
Sto	rage Temperature (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$
Lea	d Temperature (T _L)	
(\$	Soldering, 10 seconds)	260°C

Recommended Operating Conditions (Note 6)

Supply Voltage (V _{CC})	4.5V to +5.5V
Input Voltage (V _{IN})	0V to +5.5V
Output Voltage (V _{OUT})	
(Note 3)	0V to V _{CC}
(Note 4)	0V to +5.5V
Operating Temperature (T _{OPR})	$-40^{\circ}C$ to $+85^{\circ}C$
Input Rise and Fall Time (t_r, t_f)	
$V_{CC}=5.0V\pm0.5V$	0 ns/V ~ 20 ns/V

Note 2: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifications.

Note 3: HIGH or LOW state. \mathbf{I}_{OUT} absolute maximum rating must be observed.

Note 4: When outputs are in OFF-State or when $V_{CC} = OV$.

Note 5: $V_{OUT} < GND, \ V_{OUT} > V_{CC}$ (Outputs Active).

Note 6: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V _{cc}		$T_A = 25^{\circ}C$		$T_A = -40^{\circ}$	C to +85°C	Units	Conditions
Symbol		(V)	Min	Тур	Max	Min	Max	Units	Conditions
VIH	HIGH Level	4.5	2.0			2.0		v	
	Input Voltage	5.5	2.0			20		v	
VIL	LOW Level	4.5			0.8		0.8	v	
	Input Voltage	5.5			0.8		0.8	v	
V _{OH}	HIGH Level	4.5	4.40	4.50		4.40		V	$V_{IN} = V_{IH}$ $I_{OH} = -50 \ \mu A$
	Output Voltage	4.5	3.94			3.80		V	or V _{IL} I _{OH} = -8 mA
V _{OL}	LOW Level	4.5		0.0	0.1		0.1	V	$V_{IN} = V_{IH}$ $I_{OL} = 50 \ \mu A$
	Output Voltage	4.5			0.36		0.44	V	or V _{IL} I _{OL} = 8 mA
I _{OZ}	3-STATE Output	5.5			±0.25		±2.5	μA	$V_{IN} = V_{IH} \text{ or } V_{IL}$
	Off-State Current	5.5			±0.25		±2.5	μΑ	$V_{OUT} = V_{CC}$ or GND
I _{IN}	Input Leakage	0-5.5			±0.1		±1.0	μA	V _{IN} = 5.5V or GND
	Current	0-5.5			±0.1		±1.0	μΑ	
I _{CC}	Quiescent Supply	5.5			4.0		40.0	μA	V _{IN} = V _{CC} or GND
	Current	5.5			4.0		40.0	μΑ	
I _{CCT}	Maximum I _{CC} /Input	5.5			1.35		1.50	mA	V _{IN} = 3.4V
		5.5			1.55		1.50	mA	Other Input = V _{CC} or GND
I _{OFF}	Output Leakage Current	0.0			0.5		5.0	μA	$V_{OUT} = 5.5V$
	(Power Down State)	0.0			0.5		5.0	μΑ	

74VHCT574A

ਵ
4
N
ഹ
H
C
Т
>
4
r

Noise Characteristics

Symbol	Parameter	Vcc	T _A =	= 25°C	Units	Conditions
Symbol	Faianielei	(V)	Тур	Limits	Units	Conditions
V _{OLP} (Note 7)	Quiet Output Maximum Dynamic V _{OL}	5.0	1.2	1.6	V	C _L = 50 pF
V _{OLV} (Note 7)	Quiet Output Minimum Dynamic V _{OL}	5.0	-1.2	-1.6	V	C _L = 50 pF
V _{IHD} (Note 7)	Minimum HIGH Level Dynamic Input Voltage	5.0		2.0	V	C _L = 50 pF
V _{ILD} (Note 7)	Maximum LOW Level Dynamic Input Voltage	5.0		0.8	V	C _L = 50 pF

AC Electrical Characteristics


Symbol	Parameter	v _{cc}	T _A = 25°C			T _A = -40°	C to +85°C	Units	Con	Conditions	
Cymbol	i urumeter	(V)	Min	Тур	Max	Min	Max	onno	Conditions		
t _{PLH}	Propagation Delay	5.0 ± 0.5		4.1	9.4	1.0	10.5	ns		$C_L = 15 \text{ pF}$	
t _{PHL}	Time	5.0 ± 0.5		5.6	10.4	1.0	11.5	115		$C_L = 50 \ pF$	
t _{PZL}	3-STATE Output	5.0 ± 0.5		6.5	10.2	1.0	11.5	ns	$R_L = 1 \ k\Omega$	$C_L = 15 \text{ pF}$	
t _{PZH}	Enable Time	5.0 ± 0.5		7.3	11.2	1.0	12.5	115		$C_L = 50 \text{ pF}$	
t _{PLZ}	3-STATE Output	5.0 ± 0.5		7.0	11.2	1.0	12.0	ns	$R_L = 1 \ k\Omega$	$C_L = 50 \text{ pF}$	
t _{PHZ}	Disable Time	5.0 ± 0.5		7.0	11.2	1.0	12.0	115			
t _{OSLH}	Output to	5.0 ± 0.5			1.0		1.0	ns	(Note 8)		
tOSHL	Output Skew	5.0 ± 0.5			1.0		1.0	115			
f _{MAX}	Maximum Clock	5.0 ± 0.5	90	140		80		MHz		$C_L = 15 \text{ pF}$	
	Frequency	5.0 ± 0.5	85	130		75				$C_L = 50 \text{ pF}$	
CIN	Input			4	10		10	pF	V _{CC} = Oper	n I	
	Capacitance			4	10		10	рг			
COUT	Output			9				pF	$V_{CC} = 5.0V$		
	Capacitance			9				рг			
CPD	Power Dissipation			25				pF	(Note 9)		
	Capacitance		25			h					


Note 8: Parameter guaranteed by design. $t_{OSLH} = |t_{PLH max} - t_{PLH min}|; t_{OSHL} = |t_{PHL max} - t_{PHL min}|$

Note 9: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC} (opr.) = $C_{PD} * V_{CC} * f_{IN} + I_{CC}/8$ (per F/F). The total C_{PD} when n pcs. of the Octal D Flip-Flop operates can be calculated by the equation: C_{PD} (total) = 20 + 12n.


AC Operating Requirements

Symbol	Parameter	V _{cc}	$T_A = 25^{\circ}C$			T _A = -40°	Units		
Symbol	Faiameter	(V)	Min	Тур	Max	Min	Max	Onits	
t _W (H)	Minimum Pulse Width (CP)	5.0 ± 0.5	6.5			8.5		ns	
t _W (L)									
t _S	Minimum Set-Up Time	5.0 ± 0.5	2.5			2.5		ns	
t _H	Minimum Hold Time	5.0 ± 0.5	2.5			2.5		115	





74VHCT574A



Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.