

October 1987 Revised January 1999

CD40192BC • CD40193BC Synchronous 4-Bit Up/Down Decade Counter • Synchronous 4-Bit Up/Down Binary Counter

General Description

The CD40192BC and CD40193BC up/down counters are monolithic complementary MOS (CMOS) integrated circuits. The CD40192BC is a BCD counter, while the CD40193BC is a binary counter.

Counting up and counting down is performed by two count inputs, one being held HIGH while the other is clocked. The outputs change on the positive-going transition of this clock.

These counters feature preset inputs that are enabled when load is a logical "0" and a clear which forces all outputs to "0" when it is at logical "1". The counters also have carry and borrow outputs so that they can be cascaded using no external circuitry.

All inputs are protected against damage due to static discharge by clamps to $\rm V_{DD}$ and $\rm V_{SS}.$

Features

- Wide supply voltage range: 3V to 15V■ High noise immunity: 0.45 V_{DD} (typ.)
- Low power TTL compatibility: Fan out of 2 driving 74L or 1 driving 74LS
- Carry and borrow outputs for easy expansion to N-bit by cascading
- Asynchronous clear
- Equivalent to: MM74C192 and MM74C193

Ordering Code:


Order Number	Package Number	nber Package Description				
CD40192BCN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide				
CD40193BCN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide				
CD40193BCM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Body				


Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Connection Diagram

Top View

Cascading Packages





Absolute Maximum Ratings(Note 1)

(Note 2)

DC Supply Voltage (V_{DD}) -0.5 to +18 V_{DC} Input Voltage (V_{IN}) -0.5 to V_{DD} +0.5 V_{DC}

Storage Temperature Range (T_S)

Power Dissipation (P_D)

700 mW Dual-In-Line Small Outline 500 mW

Lead Temperature (T_L)

(Soldering, 10 seconds)

Recommended Operating Conditions (Note 2)

DC Supply Voltage (V _{DD})

3 to 15 V_{DC}

Input Voltage (V_{IN})

 $-65^{\circ}C$ to $+150^{\circ}C$

0 to $\rm V_{DD} \, \rm V_{DC}$

Operating Temperature Range (T_A)

CD40192BC, CD40193BC

-40°C to +85°C

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The "Recommended Operating Conditions" and Electrical Characteristics tables provide condi-

tions for actual device operation.

 $260^{\circ}C$ Note 2: $V_{SS} = 0V$ unless otherwise specified.

DC Electrical Characteristics (Note 3)

Symbol	Parameter	Conditions	-40°C		+25°C			+85°C		Units
		Conditions	Min	Max	Min	Тур	Max	Min	Max	Units
I _{DD}	Quiescent Device	$V_{DD} = 5V$, $V_{IN} = V_{DD}$ or V_{SS}		20			20		150	μΑ
	Current	$V_{DD} = 10V$, $V_{IN} = V_{DD}$ or V_{SS}		40			40		300	μΑ
		V_{DD} = 15V, V_{IN} = V_{DD} or V_{SS}		80			80		600	μΑ
V _{OL}	LOW Level	$V_{DD} = 5V$		0.05			0.05		0.05	V
	Output Voltage	$V_{DD} = 10V$		0.05			0.05		0.05	V
		$V_{DD} = 15V$		0.05			0.05		0.05	V
V _{OH}	HIGH Level	V _{DD} = 5V	4.95		4.95			4.95		V
	Output Voltage	$V_{DD} = 10V$	9.95		9.95			9.95		V
		$V_{DD} = 15V$	14.95		14.95			14.95		V
V _{IL}	LOW Level	$V_{DD} = 5V, V_{O} = 0.5V \text{ or } 4.5V$		1.5			1.5		1.5	V
	Input Voltage	$V_{DD} = 10V$, $V_{O} = 1V$ or $9V$		3.0			3.0		3.0	V
		$V_{DD} = 15V, V_{O} = 1.5V \text{ or } 13.5V$		4.0			4.0		4.0	V
V _{IH}	HIGH Level	$V_{DD} = 5V$, $V_{O} = 0.5V$ or 4.5V	3.5		3.5			3.5		V
	Input Voltage	$V_{DD} = 10V$, $V_{O} = 1V$ or $9V$	7.0		7.0			7.0		V
		$V_{DD} = 15V, V_{O} = 1.5V \text{ or } 13.5V$	11.0		11.0			11.0		V
I _{OL}	LOW Level Output	$V_{DD} = 5V, V_{O} = 0.4V$	0.52		0.44	0.88		0.36		mA
	Current (Note 4)	$V_{DD} = 10V, V_{O} = 0.5V$	1.3		1.1	2.25		0.9		mA
		$V_{DD} = 15V, V_{O} = 1.5V$	3.6		3.0	8.8		2.4		mA
I _{OH}	HIGH Level Output	$V_{DD} = 5V, V_{O} = 4.6V$	-0.52		-0.44	-0.88		-0.36		mA
	Current (Note 4)	$V_{DD} = 10V, V_{O} = 9.5V$	-1.3		-1.1	-2.25		-0.9		mA
		$V_{DD} = 15V, V_{O} = 13.5V$	-3.6		-3.0	-8.8		-2.4		mA
I _{IN}	Input Current	$V_{DD} = 15V, V_{IN} = 0V$		-0.3		-10 ⁻⁵	-0.3		-1.0	μΑ
		$V_{DD} = 15V, V_{IN} = 15V$		0.3		10 ⁻⁵	0.3		1.0	μΑ

3

Note 3: AC Parameters are guaranteed by DC correlated testing.


Note 4: I_{OH} and I_{OL} are tested one output at a time.

AC Electrical Characteristics (Note 3) $T_A=25^{\circ}C,\ C_L=50\ pF,\ R_L=200\ k\Omega,\ input\ t_r=t_f=20\ ns,\ unless \ otherwise\ specified.$

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t _{PHL} or t _{PLH}	Propagation Delay Time	V _{DD} = 5V		250	400	ns
	from Count Up or	V _{DD} = 10V		100	160	ns
	Count Down to Q	V _{DD} = 15V		80	130	ns
t _{PHL} or t _{PLH}	Propagation Delay Time	$V_{DD} = 5V$		120	200	ns
	from Count Up to Carry	V _{DD} = 10V		50	80	ns
		V _{DD} = 15V		40	65	ns
t _{PHL} or t _{PLH}	Propagation Delay Time	V _{DD} = 5V		120	200	ns
	from Count Down	V _{DD} = 10V		50	80	ns
	to Borrow	V _{DD} = 15V		40	65	ns
SU	Time Prior to Load	V _{DD} = 5V		100	160	ns
00	That Data Must	V _{DD} = 10V		30	50	ns
	Be Present	V _{DD} = 15V		25	40	ns
PHL	Propagation Delay Time	V _{DD} = 5V		130	220	ns
	from Clear to Q	V _{DD} = 10V		60	100	ns
		V _{DD} = 15V		50	80	ns
PLH Or tPHL	Propagation Delay Time	V _{DD} = 5V		300	480	ns
	from Load to Q	V _{DD} = 10V		120	190	ns
		V _{DD} = 15V		95	150	ns
TLH Or t _{THL}	Output Transition Time	V _{DD} = 5V		100	200	ns
TILN TO TINE		V _{DD} = 10V		50	100	ns
		V _{DD} = 15V		40	80	ns
f _{CL}	Maximum Count Frequency	V _{DD} = 5V	2.5	4		MHz
OL .		V _{DD} = 10V	6	10		MHz
		V _{DD} = 15V	7.5	12.5		MHz
t _{rCL} or t _{fCL}	Maximum Count Rise	V _{DD} = 5V	15			μs
	or Fall Time	V _{DD} = 10V	5			μs
		V _{DD} = 15V	1	;		μs
w _H , t _{WL}	Minimum Count Pulse	V _{DD} = 5V		120	200	ns
VVII, -VVL	Width	$V_{DD} = 10V$				ns
		V _{DD} = 15V			120 200 35 80 28 65	ns
WH	Minimum Clear	V _{DD} = 5V		300	480	ns
·vvH	Pulse Width	V _{DD} = 10V		120	190	ns
	i also mail	$V_{DD} = 15V$		95	150	ns
WL	Minimum Load	V _{DD} = 5V		100	160	ns
VVL	Pulse Width	V _{DD} = 10V		40	65	ns
	. also width	$V_{DD} = 15V$		32	55	ns
C _{IN}	Average Input Capacitance	Load and Data		5	7.5	pF
YIN	, worage input Capacitatice	Inputs (A,B,C,D)			7.5	Pi
		, , , , , , ,		10	15	nE
		Count Up, Count Down and Clear		10	15	pF
	Davies Dissination Consults			100		
Note 5: C de	Power Dissipation Capacity	(Note 5)		100 Family Chara		pF


Note 5: C_{PD} determines the no load AC power consumption of any CMOS device. For complete explanation, see Family Characteristics application note, AN-90.

Timing Diagrams



Sequence:


- 1. Clear outputs to zero.
- 2. Load (preset) to BCD seven.
- 3. Count up to eight, nine, carry, zero, one and two.
- 4. Count down to one, zero, borrow, nine, eight and seven.





Sequence

- 1. Clear outputs to zero.
- 2. Load (preset) to binary thirteen.
- 3. Count up to fourteen, fifteen, carry, zero, one and two.
- 4. Count down to one, zero, borrow, fifteen, fourteen and thirteen.










16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Body Package Number M16A



16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com