

October 1987 Revised January 1999

CD4019BC Quad AND-OR Select Gate

General Description

The CD4019BC is a complementary MOS quad AND-OR select gate. Low power and high noise margin over a wide voltage range is possible through implementation of N- and P-channel enhancement mode transistors. These complementary MOS (CMOS) transistors provide the building blocks for the 4 "AND-OR select" gate configurations, each consisting of two 2-input AND gates driving a single 2-input OR gate. Selection is accomplished by control bits $\rm K_A$ and $\rm K_B$. All inputs are protected against static discharge damage.

Features

- Wide supply voltage range: 3.0V to 15V
- \blacksquare High noise immunity: 0.45 $\rm V_{DD}$ (typ.)
- Low power TTL compatibility: Fan out of 2 driving 74L or 1 driving 74LS

Applications


- AND-OR select gating
- · Shift-right/shift-left registers
- True/complement selection
- AND/OR/EXCLUSIVE-OR selection


Ordering Code:

Order Number	Package Number	Package Description				
CD4019BCM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow				
CD4019BCSJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide				
CD4019BCN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide				

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram





Absolute Maximum Ratings(Note 1)

(Note 2)

 $\begin{array}{lll} \mbox{Supply Voltage (V}_{\mbox{DD}}) & -0.5\mbox{V to } +18\mbox{V} \\ \mbox{Input Voltage (V}_{\mbox{IN}}) & -0.5\mbox{V to V}_{\mbox{DD}} +0.5\mbox{V} \\ \mbox{Storage Temperature Range (T}_{\mbox{S}}) & -65\mbox{°C to } +150\mbox{°C} \\ \end{array}$

Power Dissipation (P_D)

Dual-In-Line 700 mW
Small Outline 500 mW

Lead Temperature (T_L)

(Soldering, 10 seconds) 260°C

Recommended Operation Conditions (Note 2)

DC Supply Voltage (V_{DD}) +3 V to +15 V Input Voltage (V_{IN}) $0 \text{V to } \text{V}_{\text{DD}} \text{V}$

Operating Temperature Range (T_A) -40°C to +85°C

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed; they are not meant to imply that the devices should be operated at these limits. The tables of "Recommended Operating Conditions" and "Electrical Characteristics" provide conditions for actual device operation.

Note 2: $V_{SS} = 0V$ unless otherwise specified.

DC Electrical Characteristics (Note 3)

Symbol	Parameter	Conditions	-40°C		+25°C			+85°C		Units
	Parameter		Min	Max	Min	Тур	Max	Min	Max	Units
I _{DD}	Quiescent Device	$V_{DD} = 5V$		1		0.03	1		7.5	μΑ
	Current	$V_{DD} = 10V$		2		0.05	2		15	μΑ
		$V_{DD} = 15V$		4		0.07	4		30	μΑ
V _{OL}	LOW Level	I _O < 1 μA								
	Output Voltage	$V_{DD} = 5V$		0.05		0	0.05		0.05	V
		$V_{DD} = 10V$		0.05		0	0.05		0.05	V
		$V_{DD} = 15V$		0.05		0	0.05		0.05	V
V _{OH}	HIGH Level	I _O < 1 μA								
	Output Voltage	$V_{DD} = 5V$	4.95		4.95	5		4.95		V
		$V_{DD} = 10V$	9.95		9.95	10		9.95		V
		$V_{DD} = 15V$	14.95		14.95	15		14.95		V
V _{IL}	LOW Level	$V_{DD} = 5V$, $V_{O} = 0.5V$ or 4.5V		1.5		2	1.5		1.5	V
	Input Voltage	$V_{DD} = 10V, V_{O} = 1.0V \text{ or } 9.0V$		3.0		4	3.0		3.0	V
		$V_{DD} = 15V, V_{O} = 1.5V \text{ or } 13.5V$		4.0		6	4.0		4.0	V
V _{IH}	HIGH Level	$V_{DD} = 5V, V_{O} = 0.5V \text{ or } 4.5V$	3.5		3.5	3		3.5		V
	Input Voltage	$V_{DD} = 10V, V_{O} = 1.0V \text{ or } 9.0V$	7.0		7.0	6		7.0		V
		$V_{DD} = 15V, V_{O} = 1.5V \text{ or } 13.5V$	11.0		11.0	9		11.0		V
I _{OL}	LOW Level Output	$V_{DD} = 5V, V_{O} = 0.4V$	0.52		0.44	1		0.36		mA
	Current (Note 4)	$V_{DD} = 10V, V_{O} = 0.5V$	1.3		1.1	2.5		0.9		mA
		$V_{DD} = 15V, V_{O} = 1.5V$	3.6		3.0	10		2.4		mA
I _{OH}	HIGH Level Output	$V_{DD} = 5V, V_{O} = 4.6V$	-0.2		-0.16	-0.4		-0.12		mA
	Current (Note 4)	$V_{DD} = 10V, V_{O} = 9.5V$	-0.5		-0.4	-1.0		-0.3		mA
		$V_{DD} = 15V, V_{O} = 13.5V$	-1.4		-1.2	-3.0		-1.0		mA
I _{IN}	Input Current	$V_{DD} = 15V, V_{IN} = 0V$		-0.30		-10 ⁻⁵	-0.30		-1.0	μΑ
		$V_{DD} = 15V, V_{IN} = 15V$		0.30		10 ⁻⁵	0.30		1.0	μΑ


3

Note 3: V_{SS} = 0V unless otherwise specified.


Note 4: $I_{\mbox{\scriptsize OH}}$ and $I_{\mbox{\scriptsize OL}}$ are tested one output at a time.

AC Electrical Characteristics (Note 5) $\begin{array}{c|c} \textbf{T}_{\text{A}} = 25^{\circ} \textbf{C}, \ \textbf{C}_{\text{L}} = 50 \ \text{pF}, \ \textbf{R}_{\text{L}} = 200 \text{k}, \ \text{unless otherwise specified} \\ \hline \textbf{Symbol} \qquad \qquad \textbf{Parameter} \qquad \qquad \textbf{C} \\ \end{array}$ Тур Max Units $V_{DD} = 5V$ t_{PHL}, Propagation Delay, 100 300 ns Input to Output $V_{DD} = 10V$ 50 120 ns t_{PLH} V_{DD} = 15V 45 100 ns HIGH-to-LOW Level t_{THL} $V_{DD} = 5V$ 100 200 ns $V_{DD} = 10V$ Transition Time 50 100 ns $V_{DD} = 15V$ 40 80 ns LOW-to-HIGH Level $V_{DD} = 5V$ 150 300 ns t_{TLH} Transition Time $V_{DD} = 10V$ 70 140 ns V_{DD} = 15V 50 100 ns C_{IN} Input Capacitance All A and B Inputs 7.5 5 pF ${\rm K_A}$ and ${\rm K_B}$ Inputs 10 15 рF

Note 5: AC Parameters are guaranteed by DC correlated testing.



Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com