

October 1987 Revised January 1999

CD4024BC

7-Stage Ripple Carry Binary Counter

General Description

The CD4024BC is a 7-stage ripple-carry binary counter. Buffered outputs are externally available from stages 1 through 7. The counter is reset to its logical "0" stage by a logical "1" on the reset input. The counter is advanced one count on the negative transition of each clock pulse.

Features

■ Wide supply voltage range: 3.0V to 15V ■ High noise immunity: 0.45 V_{DD} (typ.)

■ Low power TTL compatibility: Fan out of 2 driving 74L or 1 driving 74LS

■ High speed: 12 MHz (typ.) input pulse rate V_{DD} - V_{SS} = 10V


■ Fully static operation

Ordering Code:


Order Number	Package Number	Package Description
CD4024BCM	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow Body
CD4024BCN	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram




Logic Diagrams



Flip-flop logic (1 of 7 identical stages).

Block Diagram



Absolute Maximum Ratings(Note 1)

(Note 2)

Power Dissipation (P_D)

Dual-In-Line 700 mW Small Outline 500 mW

Lead Temperature

(Soldering, 10 seconds) (T_L) 260°C

Recommended Operating Conditions (Note 1)

DC Supply Voltage (V_{DD}) $+3 \text{ to } +15 \text{ V}_{DC}$ Input Voltage (V_{IN}) $0 \text{ to V}_{DD} \text{ V}_{DC}$

Operating Temperature Range (T_A) $-40^{\circ}C$ to $+85^{\circ}C$

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed, they are not meant to imply that the devices should be operated at these limits. The table of "Recommended Operating Conditions" and "Electrical Characteristics" provides conditions for actual device operation.

Note 2: $V_{SS} = 0V$ unless otherwise specified.

DC Electrical Characteristics (Note 2)

Symbol	Parameter	Conditions	-40°C		+25°C			+85°C		Units
Cymbol	i arameter	Conditions	Min	Max	Min	Тур	Max	Min	Max	Oilles
I _{DD}	Quiescent Device Current	$V_{DD} = 5V$		20		0.3	20		150	μΑ
		$V_{DD} = 10V$		40		0.5	40		300	μΑ
		$V_{DD} = 15V$		60		0.7	80		600	μΑ
V _{OL}	LOW Level Output Voltage	I _O <1 μA								
		$V_{DD} = 5V$		0.05		0	0.05		0.05	V
		$V_{DD} = 10V$		0.05		0	0.05		0.05	V
		V _{DD} = 15V		0.05		0	0.05		0.05	V
V _{OH}	HIGH Level Output Voltage	I _O <1 μA								
		$V_{DD} = 5V$	4.95		4.95	5		4.95		V
		$V_{DD} = 10V$	9.95		9.95	10		9.95		V
		V _{DD} = 15V	14.95		14.95	15		14.95		V
V _{IL}	LOW Level Input Voltage	I _O <1 μA								
		$V_{DD} = 5V, V_{O} = 0.5V \text{ or } 4.5V$		1.5		2	1.5		1.5	V
		$V_{DD} = 10V, V_{O} = 1.0V \text{ or } 9.0V$		3.0		4	3.0		3.0	V
		$V_{DD} = 15V$, $V_{O} = 1.5V$ or $13.5V$		4.0		6	4.0		4.0	V
V _{IH}	HIGH Level Input Voltage	I _O <1 μA								
		$V_{DD} = 5V, V_{O} = 0.5V \text{ or } 4.5V$	3.5		3.5	3		3.5		V
		$V_{DD} = 10V, V_{O} = 1.0V \text{ or } 9.0V$	7.0		7.0	6		7.0		V
		$V_{DD} = 15V$, $V_{O} = 1.5V$ or $13.5V$	11.0		11.0	9		11.0		V
I _{OL}	LOW Level Output Current	$V_{DD} = 5V, V_{O} = 0.4V$	0.52		0.44	0.88		0.36		mA
	(Note 3)	$V_{DD} = 10V, V_{O} = 0.5V$	1.3		1.1	2.25		0.9		mA
		$V_{DD} = 15V, V_{O} = 1.5V$	3.6		3.0	8.8		2.4		mA
I _{OH}	HIGH Level Output Current	$V_{DD} = 5V, V_{O} = 4.6V$	-0.52		-0.44	-0.88		-0.36		mA
	(Note 3)	$V_{DD} = 10V, V_{O} = 9.5V$	-1.3		-1.1	-2.25		-0.9		mA
		$V_{DD} = 15V, V_{O} = 13.5V$	-3.6		-3.0	-8.8		-2.4		mA
I _{IN}	Input Current	V _{DD} = 15V, V _{IN} = 0V		-0.30		-10 ⁻⁵	-0.30		-1.0	μА
		V _{DD} = 15V, V _{IN} = 15V		0.30		10 ⁻⁵	0.30		1.0	μΑ

3


Note 3: I_{OH} and I_{OL} are tested one output at a time.

AC Electrical Characteristics (Note 4) $T_\Delta = 25^{\circ}C,\ C_1 = 50\ pF,\ R_1 = 200\ k,\ t_r \ and\ t_r = 20\ ns\ unless\ otherwise\ specified$

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t _{PHL} , t _{PLH}	Propagation Delay Time	V _{DD} = 5V		185	350	ns
	to Q1 Output	$V_{DD} = 10V$		85	125	ns
		V _{DD} = 15V		70	100	ns
t _{THL} , t _{TLH}	Transition Time	$V_{DD} = 5V$		100	200	ns
		V _{DD} = 10V		50	100	ns
		V _{DD} = 15V		40	80	ns
t _{WL} , t _{WH}	Minimum Input Pulse Width	V _{DD} = 5V		75	200	ns
		V _{DD} = 10V		40	110	ns
		V _{DD} = 15V		35	90	ns
t _{RCL} , t _{FCL}	Input Rise and Fall Time	V _{DD} = 5V			15	μs
		V _{DD} = 10V			10	μs
		V _{DD} = 15V			8	μs
f _{CL}	Maximum Input Pulse Frequency	$V_{DD} = 5V$	1.5	5		MHz
		V _{DD} = 10V	4	12		MHz
		V _{DD} = 15V	5	70 100 100 200 50 100 40 80 75 200 40 110 35 90 15 10 8		MHz
t _{PHL}	Reset Propagation Delay Time	$V_{DD} = 5V$		185	350	ns
		V _{DD} = 10V		85	125	ns
		V _{DD} = 15V		70	100	ns
t _{WH}	Reset Minimum Pulse Width	V _{DD} = 5V		185	350	ns
		V _{DD} = 10V		85	125	ns
		V _{DD} = 15V		70	100	ns
C _{IN}	Input Capacitance (Note 5)	Any Input		5	7.5	pF


Note 4: AC Parameters are guaranteed by DC correlated testing.


Note 5: Capacitance is guaranteed by periodic testing.




14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow Body Package Number M14A


Physical Dimensions inches (millimeters) unless otherwise noted (Continued)





OPTION 02





14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N14A

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com