

October 1987 Revised January 1999

CD4046BC Micropower Phase-Locked Loop

General Description

The CD4046BC micropower phase-locked loop (PLL) consists of a low power, linear, voltage-controlled oscillator (VCO), a source follower, a zener diode, and two phase comparators. The two phase comparators have a common signal input and a common comparator input. The signal input can be directly coupled for a large voltage signal, or capacitively coupled to the self-biasing amplifier at the signal input for a small voltage signal.

Phase comparator I, an exclusive OR gate, provides a digital error signal (phase comp. I Out) and maintains 90° phase shifts at the VCO center frequency. Between signal input and comparator input (both at 50% duty cycle), it may lock onto the signal input frequencies that are close to harmonics of the VCO center frequency.

Phase comparator II is an edge-controlled digital memory network. It provides a digital error signal (phase comp. II Out) and lock-in signal (phase pulses) to indicate a locked condition and maintains a 0° phase shift between signal input and comparator input.

The linear voltage-controlled oscillator (VCO) produces an output signal (VCO Out) whose frequency is determined by the voltage at the VCO $_{\rm IN}$ input, and the capacitor and resistors connected to pin C1 $_{\rm A}$, C1 $_{\rm B}$, R1 and R2.

The source follower output of the VCO_{IN} (demodulator Out) is used with an external resistor of 10 k Ω or more.

The INHIBIT input, when high, disables the VCO and source follower to minimize standby power consumption. The zener diode is provided for power supply regulation, if necessary.

Features

■ Wide supply voltage range: 3.0V to 18V

 \blacksquare Low dynamic power consumption: 70 μW (typ.) at $f_0 =$ 10 kHz, $V_{DD} = 5 V$

■ VCO frequency: 1.3 MHz (typ.) at V_{DD} = 10V

■ Low frequency drift: 0.06%/°C at V_{DD} = 10V with temperature

■ High VCO linearity: 1% (typ.)

Applications


- FM demodulator and modulator
- · Frequency synthesis and multiplication
- · Frequency discrimination
- · Data synchronization and conditioning
- Voltage-to-frequency conversion
- · Tone decoding
- FSK modulation
- Motor speed control


Ordering Code:

Order Number	Package Number	Package Description
CD4046BCM	M16A	16-Lead Small Outline integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Body
CD4046BCN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram





Absolute Maximum Ratings(Note 1)

(Note 2)

DC Supply Voltage (V_{DD}) $-0.5 \text{ to } +18 \text{ V}_{DC}$ Input Voltage (V_{IN}) $-0.5 \text{ to } V_{DD} +0.5 \text{ V}_{DC}$ Storage Temperature Range (T_S) $-65^{\circ}\text{C to } +150^{\circ}\text{C}$

Power Dissipation (P_D)

Dual-In-Line 700 mW Small Outline 500 mW

Lead Temperature (T_L)

(Soldering, 10 seconds) 260°C

Recommended Operating Conditions (Note 2)

DC Supply Voltage (V_{DD}) $$\rm 3\ to\ 15\ V_{DC}$$ Input Voltage (V_{IN}) $$\rm 0\ to\ V_{DD}\ V_{DC}$$

Operating Temperature Range (T_A) -40°C to +85°C

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Recommended Operating Conditions" and "Electrical Characteristics" provides conditions for actual device operation.

Note 2: $V_{SS} = 0V$ unless otherwise specified.

DC Electrical Characteristics (Note 2)

Symbol	Parameter	Conditions	-40	-40°C		+25°C		+85°C		Units
Symbol	Farameter	Min		Max	Min	Тур	Max	Min	Max	Jilla
I _{DD}	Quiescent Device Current	Pin 5 = V _{DD} , Pin 14 = V _{DD} ,								
		Pin 3, 9 = V_{SS}					İ			
		$V_{DD} = 5V$		20		0.005	20		150	μΑ
		$V_{DD} = 10V$		40		0.01	40		300	μΑ
		$V_{DD} = 15V$		80		0.015	80		600	μΑ
		Pin 5 = V _{DD} , Pin 14 = Open,								
		Pin 3, 9 = V_{SS}								
		$V_{DD} = 5V$		70		5	55		205	μΑ
		$V_{DD} = 10V$		530		20	410		710	μΑ
		$V_{DD} = 15V$		1500		50	1200		1800	μΑ
V _{OL}	LOW Level Output Voltage	$V_{DD} = 5V$	1	0.05		0	0.05		0.05	V
		$V_{DD} = 10V$		0.05		0	0.05		0.05	V
		$V_{DD} = 15V$		0.05		0	0.05		0.05	V
V _{OH}	HIGH Level Output Voltage	$V_{DD} = 5V$	4.95		4.95	5		4.95		V
		$V_{DD} = 10V$	9.95		9.95	10		9.95		V
		$V_{DD} = 15V$	14.95		14.95	15		14.95		V
V _{IL}	LOW Level Input Voltage	$V_{DD} = 5V$, $V_{O} = 0.5V$ or 4.5V	1	1.5		2.25	1.5		1.5	V
	Comparator and Signal In	$V_{DD} = 10V, V_{O} = 1V \text{ or } 9V$		3.0		4.5	3.0		3.0	V
		$V_{DD} = 15V$, $V_{O} = 1.5V$ or $13.5V$		4.0		6.25	4.0		4.0	V
V _{IH}	HIGH Level Input Voltage	$V_{DD} = 5V$, $V_{O} = 0.5V$ or 4.5V	3.5		3.5	2.75		3.5		V
	Comparator and Signal In	$V_{DD} = 10V, V_{O} = 1V \text{ or } 9V$	7.0		7.0	5.5		7.0		V
		$V_{DD} = 15V$, $V_{O} = 1.5V$ or $13.5V$	11.0		11.0	8.25		11.0		V
I _{OL}	LOW Level Output Current	$V_{DD} = 5V, V_{O} = 0.4V$	0.52		0.44	0.88		0.36		mA
	(Note 4)	$V_{DD} = 10V, V_{O} = 0.5V$	1.3		1.1	2.25	İ	0.9		mA
		$V_{DD} = 15V, V_{O} = 1.5V$	3.6		3.0	8.8		2.4		mA
I _{OH}	HIGH Level Output Current	$V_{DD} = 5V, V_{O} = 4.6V$	-0.52		-0.44	-0.88		-0.36		mA
	(Note 4)	$V_{DD} = 10V, V_{O} = 9.5V$	-1.3		-1.1	-2.25		-0.9		mA
		$V_{DD} = 15V, V_{O} = 13.5V$	-3.6		-3.0	-8.8		-2.4		mA
I _{IN}	Input Current	All Inputs Except Signal Input	1							
		$V_{DD} = 15V$, $V_{IN} = 0V$		-0.3		-10 ⁻⁵	-0.3		-1.0	μΑ
		V _{DD} = 15V, V _{IN} = 15V		0.3		10 ⁻⁵	0.3		1.0	μΑ
C _{IN}	Input Capacitance	Any Input (Note 3)	1				7.5			pF
P _T	Total Power Dissipation	$f_0 = 10 \text{ kHz}, R1 = 1 \text{ M}\Omega,$	1							
		$R2 = \infty$, $\zeta XO_{IN} = \zeta_{\Delta\Delta}/2$								
		$V_{DD} = 5V$				0.07				mW
		V _{DD} = 10V				0.6				mW
		V _{DD} = 15V				2.4				mW

3

Note 3: Capacitance is guaranteed by periodic testing.

Note 4: I_{OH} and I_{OL} are tested one output at a time.


Compleal	Danamatan	Conditions	Min	T	Mass	I I mit m
Symbol	Parameter	Conditions	Min	Тур	Max	Units
/CO SECT	ION					
DD	Operating Current	$f_{o}=10\;kHz,R1=1\;M\Omega,$				
		$R2 = \infty$, $\varsigma XO_{IN} = \varsigma_{\Delta\Delta}/2$				
		$V_{DD} = 5V$		20		μΑ
		$V_{DD} = 10V$		90		μΑ
		$V_{DD} = 15V$		200		μΑ
MAX	Maximum Operating Frequency	$C1 = 50 \text{ pF}, R1 = 10 \text{ k}\Omega,$				
		$R2=\infty,\varsigma XO_{IN}=\varsigma_{\Delta\Delta}$				
		$V_{DD} = 5V$	0.4	0.8		MHz
		$V_{DD} = 10V$	0.6	1.2		MHz
		V _{DD} = 15V	1.0	1.6		MHz
	Linearity	$VCO_{IN} = 2.5V \pm 0.3V,$				
		$R1 \geq 10 \; k\Omega, \; V_{DD} = 5V$		1		%
		$VCO_{IN} = 5V \pm 2.5V,$				
		$R1 \geq 400 \text{ k}\Omega, \text{ V}_{DD} = 10\text{V}$		1		%
		$VCO_{IN} = 7.5V \pm 5V$,				
		$R1 \geq 1~M\Omega,~V_{DD} = 15V$		1		%
	Temperature-Frequency Stability	%/°C∝1/φ. ς _{ΔΔ}				
	No Frequency Offset, f _{MIN} = 0	R2 = ∞				
		$V_{DD} = 5V$		0.12-0.24		%/°C
		$V_{DD} = 10V$		0.04-0.08		%/°C
		$V_{DD} = 15V$		0.015-0.03		%/°C
	Frequency Offset, $f_{MIN} \neq 0$	$V_{DD} = 5V$		0.06-0.12		%/°C
		V _{DD} = 10V		0.05-0.1		%/°C
		V _{DD} = 15V		0.03-0.06		%/°C
/CO _{IN}	Input Resistance	$V_{DD} = 5V$		10 ⁶		ΜΩ
		V _{DD} = 10V		10 ⁶		ΜΩ
		V _{DD} = 15V		10 ⁶		ΜΩ
/CO	Output Duty Cycle	$V_{DD} = 5V$		50		%
		V _{DD} = 10V		50		%
		V _{DD} = 15V		50		%
THL	VCO Output Transition Time	$V_{DD} = 5V$		90	200	ns
THL		V _{DD} = 10V		50	100	ns
		V _{DD} = 15V		45	80	ns
PHASE CO	MPARATORS SECTION					
₹ _{IN}	Input Resistance					
	Signal Input	$V_{DD} = 5V$	1	3		$M\Omega$
		$V_{DD} = 10V$	0.2	0.7		ΩM
		$V_{DD} = 15V$	0.1	0.3		ΜΩ
	Comparator Input	$V_{DD} = 5V$		10 ⁶		ΩM
		$V_{DD} = 10V$		10 ⁶		ΜΩ
		$V_{DD} = 15V$		10 ⁶		MΩ
	AC-Coupled Signal Input Voltage	C _{SERIES} = 1000 pF				
	Sensitivity	f = 50 kHz				
		$V_{DD} = 5V$		200	400	mV
		V _{DD} = 10V		400	800	mV
		V _{DD} = 15V		700	1400	mV

AC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
DEMODUL	ATOR OUTPUT	1				I.
VCO _{IN} -	Offset Voltage	$RS \ge 10 \text{ k}\Omega, V_{DD} = 5V$		1.50	2.2	V
V_{DEM}		$RS \geq 10 \; k\Omega, \; V_{DD} = 10V$		1.50	2.2	V
		$RS \geq 50 \; k\Omega, \; V_{DD} = 15 V$		1.50	2.2	V
	Linearity	$RS \ge 50 \text{ k}\Omega$				
		$VCO_{IN}=2.5V\pm0.3V,\ V_{DD}=5V$		0.1		%
		$VCO_{IN} = 5V \pm 2.5V, V_{DD} = 10V$		0.6		%
		$VCO_{IN} = 7.5V \pm 5V, V_{DD} = 15V$		0.8		%
ZENER DIG	DDE					
VZ	Zener Diode Voltage	$I_Z = 50 \mu A$	6.3	7.0	7.7	V
R ₇	Zener Dynamic Resistance	I ₇ = 1 mA		100		Ω

Note 5: AC Parameters are guaranteed by DC correlated testing.

Phase Comparator State Diagrams









FIGURE 2.





Typical Performance Characteristics

104









Note: To obtain approximate total power dissipation of PLL system for no-signal input: Phase Comparator I, P_D (Total) = P_D (f_0) + P_D (f_{MIN}) + P_D (R_S); Phase $Comparator \ II, \ P_D \ (Total) = P_D \ (f_{MIN}).$






FIGURE 8.

R1 ($k\Omega$)

Note: To obtain approximate total power dissipation of PLL system for no-signal input: Phase Comparator I, P_D (Total) = P_D (f_0) + P_D (f_{MIN}) + P_D (R_S); Phase Comparator II, P_D (Total) = P_D (f_{MIN}).



Typical Source Follower Power Dissipation vs R_S



Note: To obtain approximate total power dissipation of PLL system for no-signal input: Phase Comparator I, P_D (Total) = P_D (f_0) + P_D (f_{MIN}) + P_D (R_S); Phase Comparator II, P_D (Total) = P_D (f_{MIN}).




FIGURE 11. Typical VCO Linearity vs R1 and C1

Note: To obtain approximate total power dissipation of PLL system for no-signal input: Phase Comparator I, P_D (Total) = P_D (f_0) + P_D (f_{MIN}) + P_D (R_S); Phase Comparator II, P_D (Total) = P_D (f_{MIN}).

Design Information

This information is a guide for approximating the value of external components for the CD4046B in a phase-locked-loop system. The selected external components must be within the following ranges: R1, R2 \geq 10 k Ω , R $_{S} \geq$ 10 k Ω , C1 \geq 50 pF.


In addition to the given design information, refer to Figure 5, Figure 6, Figure 7 for R1, R2 and C1 component selections.

	Using Phase	Comparator I	Using Phase Comparator II			
Characteristics	VCO Without Offset R2 = ∞	VCO With Offset	VCO Without Offset R2 = ∞	VCO With Offse		
VCO Frequency	fMAX f ₀ 2 f _L V _{DD} /2 V _{DD} VCO INPUT VOLTAGE	MAX for former Vod/2 Vod/2 Vod INPUT VOLTAGE	IMAX To 2 IL VOD'2 VOD VCO INPUT VOLTAGE	MAX To VDD/2 VDD VCO INPUT VOLTAGE		
For No Signal Input	·	L stem will adjust equency, f _o	VCO in PLL system will adjust to lowest operating frequency, f _{min}			
Frequency Lock		2 f _L = full VCO	frequency range			
Range, 2 f _L	$2 f_{L} = f_{max} - f_{min}$					
Frequency Capture Range, 2 f _C	18 0 0 0UT T1 = R3 C2 = C2	$2 f_{\rm C} \approx \frac{1}{\pi} \sqrt{\frac{2 \pi f_{\rm L}}{\tau 1}}$				
Loop Filter Component Selection	IN O 0 0 UT	For 2 f _C , see Ref.	f _C =	= f _L		
Phase Angle Between	90° at center frequen	cy (f _o), approximating	Always ()° in lock		
Single and Comparator	0° and 180° at ends	of lock range (2 f _L)				
Locks on Harmonics of Center Frequency	Ye	es	N	lo		
Signal Input Noise Rejection	Hi	gh	Lo	DW .		


	Using Phase	Comparator I	Using Phase Comparator II			
Characteristics	VCO Without Offset	VCO With Offset	VCO Without Offset	VCO With Offset		
	R2 = ∞		R2 = ∞			
/CO Component	Given: f _o .	Given: fo and fL.	Given: f _{max} .	Given: f _{min} and f _{max} .		
Selection	Use fo with	Calculate f _{min}	Calculate fo from	Use f _{min} with		
	Figure 5 to	from the equation	the equation	Figure 6 to		
	determine R1 and C1.	$f_{min} = f_o - f_L$.	$f_0 = \frac{f_{max}}{2}$.	to determine R2 and C1.		
		Use f _{min} with Figure 6 to		Calculate		
		determine R2 and C1.		f _{max} f _{min}		
			Use fo with Figure 5 to			
		Calculate	determine R1 and C1.	Use		
		f _{max} f _{min}		f _{max} f _{min} with Figure 7		
		from the equation		to determine ratio		
		$\frac{f_{\text{max}}}{f_{\text{min}}} = \frac{f_{\text{O}} + f_{\text{L}}}{f_{\text{O}} - f_{\text{L}}}.$ Use		R2/R1 to obtain R1.		
		f _{max} f _{min} with Figure 7				
		to determine ratio R2/				
		R1 to obtain R1.				

References

G.S. Moschytz, "Miniaturized RC Filters Using Phase-Locked Loop", BSTJ, May, 1965. Floyd Gardner, "Phaselock Techniques", John Wiley & Sons, 1966.



16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Body Package Number M16A



16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com