

November 1983 Revised August 2000

# CD4051BC • CD4052BC • CD4053BC

# Single 8-Channel Analog Multiplexer/Demultiplexer • Dual 4-Channel Analog Multiplexer/Demultiplexer • Triple 2-Channel Analog Multiplexer/Demultiplexer

# **General Description**

The CD4051BC, CD4052BC, and CD4053BC analog multiplexers/demultiplexers are digitally controlled analog switches having low "ON" impedance and very low "OFF" leakage currents. Control of analog signals up to  $15 \rm V_{p-p}$  can be achieved by digital signal amplitudes of  $3-15 \rm V$ . For example, if  $\rm V_{DD}=5 \rm V$ ,  $\rm V_{SS}=0 \rm V$  and  $\rm V_{EE}=-5 \rm V$ , analog signals from  $-5 \rm V$  to  $+5 \rm V$  can be controlled by digital inputs of  $0-5 \rm V$ . The multiplexer circuits dissipate extremely low quiescent power over the full  $\rm V_{DD}-V_{SS}$  and  $\rm V_{DD}-V_{EE}$  supply voltage ranges, independent of the logic state of the control signals. When a logical "1" is present at the inhibit input terminal all channels are "OFF".

CD4051BC is a single 8-channel multiplexer having three binary control inputs. A, B, and C, and an inhibit input. The three binary signals select 1 of 8 channels to be turned "ON" and connect the input to the output.

CD4052BC is a differential 4-channel multiplexer having two binary control inputs, A and B, and an inhibit input. The two binary input signals select 1 or 4 pairs of channels to be turned on and connect the differential analog inputs to the differential outputs.

CD4053BC is a triple 2-channel multiplexer having three separate digital control inputs, A, B, and C, and an inhibit input. Each control input selects one of a pair of channels which are connected in a single-pole double-throw configuration

### **Features**

- Wide range of digital and analog signal levels: digital 3 15V, analog to 15V<sub>p-p</sub>
- Low "ON" resistance:  $80\Omega$  (typ.) over entire  $15V_{p-p}$  signal-input range for  $V_{DD} V_{EE} = 15V$
- High "OFF" resistance: channel leakage of ±10 pA (typ.) at V<sub>DD</sub> - V<sub>EE</sub> = 10V
- Logic level conversion for digital addressing signals of 3 - 15V (V<sub>DD</sub> - V<sub>SS</sub> = 3 - 15V) to switch analog signals to 15 V<sub>D-D</sub> (V<sub>DD</sub> - V<sub>EE</sub> = 15V)
- Matched switch characteristics:  $\Delta R_{ON} = 5\Omega$  (typ.) for  $V_{DD} V_{EE} = 15V$
- Very low quiescent power dissipation under all digital-control input and supply conditions:
  1 µ W (typ.) at V<sub>DD</sub> V<sub>SS</sub> = V<sub>DD</sub> V<sub>EE</sub> = 10V
- Binary address decoding on chip


# **Ordering Code:**


Order Number	Package Number	Package Description
CD4051BCM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
CD4051BCSJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
CD4051BCMTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
CD4051BCN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
CD4052BCM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
CD4052BCSJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
CD4052BCN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
CD4053BCM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
CD4053BCSJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
CD4053BCN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

# **Connection Diagrams**

Pin Assignments for DIP and SOIC







TOP VIEW

# **Truth Table**

	INPUT	STATES	"ON" CHANNELS			
INHIBIT	С	В	Α	CD4051B	CD4052B	CD4053B
0	0	0	0	0	0X, 0Y	cx, bx, ax
0	0	0	1	1	1X, 1Y	cx, bx, ay
0	0	1	0	2	2X, 2Y	cx, by, ax
0	0	1	1	3	3X, 3Y	cx, by, ay
0	1	0	0	4		cy, bx, ax
0	1	0	1	5		cy, bx, ay
0	1	1	0	6		cy, by, ax
0	1	1	1	7		cy, by, ay
1	*	*	*	NONE	NONE	NONE

\*Don't Care condition.





# **Absolute Maximum Ratings**(Note 1)

DC Supply Voltage (V<sub>DD</sub>)  $-0.5 \text{ V}_{DC} \text{ to +18 V}_{DC}$  Input Voltage (V<sub>IN</sub>)  $-0.5 \text{ V}_{DC} \text{ to V}_{DD} +0.5 \text{ V}_{DC}$ 

Storage Temperature

Range ( $T_S$ )  $-65^{\circ}C$  to  $+150^{\circ}C$ 

Power Dissipation (PD)

Dual-In-Line 700 mW Small Outline 500 mW

Lead Temperature  $(T_L)$ 

(soldering, 10 seconds) 260°C

# Recommended Operating Conditions

Operating Temperature Range (T<sub>A</sub>)

CD4051BC/CD4052BC/CD4053BC -40°C to +85°C

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The Electrical Characteristics tables provide conditions for actual devices personal.

# DC Electrical Characteristics (Note 2)

Symbol	Parameter	Conditions	-40°C		+25°			+85°C		Units	
		Conditions		Min	Max	Min	Тур	Max	Min	Max	Oilles
Control A	, B, C and Inhibit										
I <sub>IN</sub>	Input Current	$V_{DD} = 15V$ ,	$V_{EE} = 0V$		-0.1		-10 <sup>-5</sup>	-0.1		-1.0	μА
		$V_{IN} = 0V$			0						μ
			$V_{EE} = 0V$		0.1		10 <sup>-5</sup>	0.1		1.0	μА
		$V_{IN} = 15V$			0			0.1		1.0	μ
I <sub>DD</sub>	Quiescent Device Current	$V_{DD} = 5V$			20			20		150	μΑ
		$V_{DD} = 10V$			40			40		300	μΑ
		$V_{DD} = 15V$			80			80		600	μΑ
	outs (V <sub>IS</sub> ) and Outputs (V <sub>OS</sub> )										
R <sub>ON</sub>	"ON" Resistance (Peak	$R_L = 10 \text{ k}\Omega$	$V_{DD} = 2.5V$ ,								
	for $V_{EE} \le V_{IS} \le V_{DD}$ )	(any channel	$V_{EE} = -2.5V$		850	270	1050		1200	Ω	
		selected)	or $V_{DD} = 5V$ ,		650		210	1030		1200	22
			$V_{EE} = 0V$								
			$V_{DD} = 5V$ ,								
			$V_{EE} = -5V$		220		120	400		520	
			or $V_{DD} = 10V$ ,		330		120	400		520	Ω
			$V_{EE} = 0V$								
			$V_{DD} = 7.5V$ ,								
			$V_{EE} = -7.5V$		040		00	240		200	
			or V <sub>DD</sub> = 15V,		210		80	240		300	Ω
			$V_{EE} = 0V$								
$\Delta R_{ON}$	Δ "ON" Resistance	$R_L = 10 \text{ k}\Omega$	$V_{DD} = 2.5V$ ,								
	Between Any Two	(any channel	$V_{EE} = -2.5V$				40				
	Channels	selected)	or $V_{DD} = 5V$ ,				10				Ω
			$V_{EE} = 0V$								
			$V_{DD} = 5V$								
			$V_{EE} = -5V$				40				
			or $V_{DD} = 10V$ ,				10				Ω
			$V_{EE} = 0V$								
			$V_{DD} = 7.5V$ ,								
			$V_{EE} = -7.5V$				_				
			or V <sub>DD</sub> = 15V,				5				Ω
			$V_{EE} = 0V$								
	"OFF" Channel Leakage	V <sub>DD</sub> =7.5V,	V <sub>EE</sub> =-7.5V								
	Current, any channel "OFF"	O/I=±7.5V, I/O=			±50		±0.01	±50		±500	nA
	"OFF" Channel Leakage	Inhibit = 7.5V	CD4051		±200	İ	±0.08	±200		±2000	nA
	Current, all channels	$V_{DD} = 7.5V$ ,									
	"OFF" (Common	$V_{EE} = -7.5V$ ,	D4052		±200		±0.04	±200		±2000	nA
	OUT/IN)	O/I = 0V									
		I/O = ±7.5V	CD4053		±200		±0.02	±200		±2000	nA
Control In	nputs A, B, C and Inhibit	1				1				1	

# CD4051BC • CD4052BC • CD4053BC

# DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	-40°C		+25°			+85°C		Units
			Min	Max	Min	Тур	Max	Min	Max	Ullits
V <sub>IL</sub>	LOW Level Input Voltage	$V_{EE} = V_{SS} R_L = 1 k\Omega \text{ to } V_{SS}$								
		I <sub>IS</sub> <2 μA on all OFF Channels								
		$V_{IS} = V_{DD}$ thru 1 k $\Omega$								
		$V_{DD} = 5V$		1.5			1.5		1.5	V
		V <sub>DD</sub> = 10V		3.0			3.0		3.0	V
		V <sub>DD</sub> = 15V		4.0			4.0		4.0	٧
V <sub>IH</sub>	HIGH Level Input Voltage	V <sub>DD</sub> = 5	3.5		3.5			3.5		V
		V <sub>DD</sub> = 10	7		7			7		V
		V <sub>DD</sub> = 15	11		11			11		V
I <sub>IN</sub>	Input Current	$V_{DD} = 15V$ , $V_{EE} = 0V$ $V_{IN} = 0V$		-0.1		-10 <sup>-5</sup>	-0.1		-1.0	μА
		$V_{DD} = 15V$ , $V_{EE} = 0V$ $V_{IN} = 15V$		0.1		10 <sup>-5</sup>	0.1		1.0	μА

Note 2: All voltages measured with respect to V<sub>SS</sub> unless otherwise specified.

pF pF

рF

pF

MHz

ns

ns

ns

Symbol	Parameter	Conditions	V <sub>DD</sub>	Min	Тур	Max	Units
t <sub>PZH,</sub>	Propagation Delay Time from	$V_{EE} = V_{SS} = 0V$	5V		600	1200	ns
t <sub>PZL</sub>	Inhibit to Signal Output	$R_L = 1 k\Omega$	10V		225	450	ns
	(channel turning on)	C <sub>L</sub> = 50 pF	15V		160	320	ns
t <sub>PHZ,</sub>	Propagation Delay Time from	$V_{EE} = V_{SS} = 0V$	5V		210	420	ns
t <sub>PLZ</sub>	Inhibit to Signal Output	$R_L = 1 k\Omega$	10V		100	200	ns
	(channel turning off)	C <sub>L</sub> = 50 pF	15V		75	150	ns
C <sub>IN</sub>	Input Capacitance						
	Control input				5	7.5	pF
	Signal Input (IN/OUT)				10	15	pF

10V

10V

10V

10V

5V

10V

15V

30

15

8

0.2

25

15

10

55

35

25

C <sub>PD</sub>	Power Dissipation Capacitance					
	CD4051				110	pF
	CD4052				140	pF
	CD4053				70	pF
Signal Ir	nputs (V <sub>IS</sub> ) and Outputs (V <sub>OS</sub> )			•	•	
	Sine Wave Response	$R_L = 10 \text{ k}\Omega$				
	(Distortion)	$f_{IS} = 1 \text{ kHz}$	10V		0.04	%
		$V_{IS} = 5 V_{p-p}$				
		$V_{EE} = V_{SI} = 0V$				
	Frequency Response, Channel	$R_L = 1 \text{ k}\Omega, V_{EE} = 0V, V_{IS} = 5V_{p-p},$	10V		40	MHz
	"ON" (Sine Wave Input)	$20 \log_{10} V_{OS}/V_{IS} = -3 dB$				
	Feedthrough, Channel "OFF"	$R_L = 1 \text{ k}\Omega, V_{EE} = V_{SS} = 0V, V_{IS} = 5V_{p-p},$	10V		10	MHz
		$20 \log_{10} V_{OS}/V_{IS} = -40 \text{ dB}$				

 $R_L = 1 \text{ k}\Omega, \ V_{EE} = V_{SS} = 0V, \ V_{IS}(A) = 5V_{p-p}$ 

 $20 \log_{10} V_{OS}(B)/V_{IS}(A) = -40 \text{ dB (Note 4)}$ 

 $V_{EE} = V_{SS} = 0V$ 

 $C_L = 50 pF$ 

 $V_{EE} = V_{SS} = 0V$ 

### Control Inputs, A, B, C and Inhibit $V_{EE} = V_{SS} = 0V$ , $R_L = 10 \text{ k}\Omega$ at both ends Control Input to Signal Crosstalk of channel. 10V 65 mV (peak) Input Square Wave Amplitude = 10V Propagation Delay Time from $V_{EE} = V_{SS} = 0V$ 500 1000 $t_{PHL,}$ 5V ns Address to Signal Output C<sub>L</sub> = 50 pF 10V 360 ns $t_{PLH}$ (channels "ON" or "OFF") 15V 120 240 ns

Note 3: AC Parameters are guaranteed by DC correlated testing.

Note 4: A, B are two arbitrary channels with A turned "ON" and B "OFF".

**AC Electrical Characteristics** (Note 3)

Output Capacitance

(common OUT/IN) CD4051

Feedthrough Capacitance

Crosstalk Between Any Two

Input to Signal Output

Channels (frequency at 40 dB) Propagation Delay Signal

CD4052

CD4053

 $C_{\mathsf{OUT}}$ 

C<sub>IOS</sub>

t<sub>PHL</sub>

t<sub>PLH</sub>


# **Special Considerations**

In certain applications the external load-resistor current may include both  $V_{DD}$  and signal-line components. To avoid drawing  $V_{DD}$  current when switch current flows into IN/OUT pin, the voltage drop across the bidirectional


switch must not exceed 0.6V at  $T_A\!\le\!25^\circ C,$  or 0.4V at  $T_A\!>\!25^\circ C$  (calculated from  $R_{ON}$  values shown). No  $V_{DD}$  current will flow through  $R_L$  if the switch current flows into OUT/IN pin.

# **Typical Performance Characteristics**


"ON" Resistance vs Signal Voltage for  $T_A = 25^{\circ}C$ 




"ON" Resistance as a Function of Temperature for





"ON" Resistance as a Function of Temperature for  $V_{DD} - V_{EE} = 15V$ 





"ON" Resistance as a Function of Temperature for  $V_{DD} - V_{EE} = 5V$ 












N16E (REV F)



16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N16E

0.050 ± 0.010

 $(1.270 \pm 0.254)$ 

 $0.030 \pm 0.015$ 

(0.762 ± 0.381)

 $0.100 \pm 0.010$ 

 $(2.540 \pm 0.254)$ 

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

## LIFE SUPPORT POLICY

0.020  $\frac{1.520}{(0.508)}$  MIN

0.125 - 0.150

(3.175 - 3.810)

0.014 - 0.023

(0.356 - 0.584)

TYP

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

0.280

(7.112)

MIN

(0.325**+**0.040 **-**0.015

(8.255 **+**1.016 **-**0.381

www.fairchildsemi.com