FAIRCHILD

BEMICONDUCTOR IM

CD4066BC Quad Bilateral Switch

General Description

The CD4066BC is a quad bilateral switch intended for the transmission or multiplexing of analog or digital signals. It is pin-for-pin compatible with CD4016BC, but has a much lower "ON" resistance, and "ON" resistance is relatively constant over the input-signal range.

Features

- Wide supply voltage range 3V to 15V
- High noise immunity 0.45 V_{DD} (typ.)
 Wide range of digital and ±7.5 V_{PEAK}
- analog switching
- "ON" resistance for 15V operation 80Ω
- Matched "ON" resistance $\Delta R_{ON} = 5\Omega$ (typ.) over 15V signal input
- "ON" resistance flat over peak-to-peak signal range
- High "ON"/"OFF" 65 dB (typ.)

output voltage ratio $~@~f_{is}$ = 10 kHz, R_L = 10 k\Omega

November 1983 Revised August 2000

- **CD4066BC Quad Bilateral Switch**
- High degree linearity 0.1% distortion (typ.) High degree linearity @ $f_{is} = 1 \text{ kHz}$, $V_{is} = 5V_{p-p}$,
- $\label{eq:linear} \begin{array}{ll} \mbox{High degree linearity} & \mbox{V}_{DD}\mbox{-V}_{SS}\xspace = 10 \mbox{ k}\Omega \\ \hline \mbox{Extremely low "OFF"} & \mbox{0.1 nA (typ.)} \end{array}$
 - switch leakage: @ $V_{DD}-V_{SS} = 10V$, $T_A = 25^{\circ}C$
- Extremely high control input impedance $10^{12}\Omega(typ.)$
- Low crosstalk -50 dB (typ.) between switches @ $f_{is} = 0.9 \text{ MHz}$, $R_L = 1 \text{ } k\Omega$
- Frequency response, switch "ON" 40 MHz (typ.)


Applications

- Analog signal switching/multiplexing
 - Signal gating
 Squelch control
 - Squeich contr
 - Chopper
 Modulator/Demodulator
 - Commutating switch
- Digital signal switching/multiplexing
- CMOS logic implementation
- Analog-to-digital/digital-to-analog conversion
- Digital control of frequency, impedance, phase, and analog-signal-gain

Ordering Code:

Order Number	Package Number	Package Description			
CD4066BCM	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow			
CD4066BCSJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide			
CD4066BCN	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide			
Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.					

Connection Disgram



© 2000 Fairchild Semiconductor Corporation DS005665

Absolute Maximum Ratings

(Note	1)
(Note	2)

(1010 2)	
Supply Voltage (V _{DD})	-0.5V to +18V
Input Voltage (V _{IN})	–0.5V to $V_{CC}\mbox{+}0.5V$
Storage Temperature Range (T _S)	$-65^{\circ}C$ to $+150^{\circ}C$
Power Dissipation (P _D)	
Dual-In-Line	700 mW
Small Outline	500 mW
Lead Temperature (T _L)	
(Soldering, 10 seconds)	300°C

Recommended Operating Conditions (Note 2)

Supply Voltage (V _{DD})	3V to 15V
Input Voltage (V _{IN})	0V to V _{DD}
Operating Temperature Range (T _A)	-40°C to +85°C

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Recommended Operating Conditions" and "Electrical Characteristics" provide conditions for actual device operation.

Note 2: $V_{SS} = 0V$ unless otherwise specified.

Symbol	Desemates	Conditions	-40°C			+25°C		+85°C		Unite
DD	Parameter		Min	Max	Min	Тур	Max	Min	Max	Units
	Quiescent Device Current	$V_{DD} = 5V$		1.0		0.01	1.0		7.5	μA
		$V_{DD} = 10V$		2.0		0.01	2.0		15	μΑ
		$V_{DD} = 15V$		4.0		0.01	4.0		30	μΑ
SIGNAL I	NPUTS AND OUTPUTS									
R _{ON}	"ON" Resistance	$R_L = 10 \text{ k}\Omega \text{ to } (V_{DD} - V_{SS}/2)$								
		$V_{C} = V_{DD}, V_{SS}$ to V_{DD}								
		$V_{DD} = 5V$		850		270	1050		1200	Ω
		$V_{DD} = 10V$		330		120	400		520	Ω
		$V_{DD} = 15V$		210		80	240		300	Ω
∆R _{ON}	∆"ON" Resistance Between	$R_L = 10 \text{ k}\Omega \text{ to } (V_{DD} - V_{SS}/2)$								
	Any 2 of 4 Switches	$V_{CC} = V_{DD}, V_{IS} = V_{SS}$ to V_{DD}								
		$V_{DD} = 10V$				10				Ω
		$V_{DD} = 15V$				5				Ω
IS	Input or Output Leakage	V _C = 0		±50		±0.1	±50		±200	nA
	Switch "OFF"									
CONTROL	L INPUTS									
V _{ILC}	LOW Level Input	$V_{IS} = V_{SS}$ and V_{DD}								
	Voltage	$V_{OS} = V_{DD}$ and V_{SS}								
		$I_{IS} = \pm 10 \mu A$								
		$V_{DD} = 5V$		1.5		2.25	1.5		1.5	V
		$V_{DD} = 10V$		3.0		4.5	3.0		3.0	V
		$V_{DD} = 15V$		4.0		6.75	4.0		4.0	V
VIHC	HIGH Level Input	$V_{DD} = 5V$	3.5		3.5	2.75		3.5		V
	Voltage	V _{DD} = 10V (Note 7)	7.0		7.0	5.5		7.0		V
		$V_{DD} = 15V$	11.0		11.0	8.25		11.0		V
IN	Input Current	$V_{DD}-V_{SS}=15V$		± 0.3		± 10 ⁻⁵	± 0.3		± 1.0	μA
Any 2 of 4 Switc Input or Output I Switch "OFF" CONTROL INPUTS VILC LOW Level Input Voltage		V _{DD} ≥V _{IS} ≥V _{SS}								
		V _{DD} ≥V _C ≥V _{SS}								

DC Electrical Characteristics (Note 2)

Symbol	$t_r = t_f = 20 \text{ ns and } V_{SS} = 0V \text{ unle}$	Conditions	Min	Тур	Max	Units
PHL, tPLH	Propagation Delay Time Signal	$V_{C} = V_{DD}, C_{I} = 50 \text{ pF}, (Figure 1)$.,,,	mux	••
rnı, rın	Input to Signal Output	$R_1 = 200k$				
		$V_{DD} = 5V$		25	55	ns
		$V_{DD} = 10V$		15	35	ns
		$V_{DD} = 15V$		10	25	ns
PZH, tPZL	Propagation Delay Time	$R_1 = 1.0 \text{ k}\Omega, C_1 = 50 \text{ pF}, (Figure 2, Figure 3)$				
	Control Input to Signal	$V_{DD} = 5V$			25 55 15 35	ns
	Output High Impedance to	$V_{DD} = 10V$			60	ns
	Logical Level	$V_{DD} = 15V$			35 25 125 60 50 125 60	ns
PHZ, ^t PLZ	Propagation Delay Time	$R_L = 1.0 \text{ k}\Omega$, $C_L = 50 \text{ pF}$, (Figure 2, Figure 3)		-		
iphz, tpLz	Control Input to Signal	$V_{DD} = 5V$			125	ns
	Output Logical Level to	$V_{DD} = 10V$			60	ns
	High Impedance	$V_{DD} = 15V$			50	ns
	Sine Wave Distortion	$V_{C} = V_{DD} = 5V, V_{SS} = -5V$		0.1		%
		$R_L = 10 \text{ k}\Omega$, $V_{IS} = 5V_{p-p}$, f= 1 kHz, (Figure 4)				
	Frequency Response-Switch	$V_{C} = V_{DD} = 5V, V_{SS} = -5V,$		40		MHz
	"ON" (Frequency at -3 dB)	$R_L = 1 \ k\Omega, \ V_{IS} = 5 V_{p\text{-}p},$				
		20 Log ₁₀ V _{OS} /V _{OS} (1 kHz)–dB,				
		(Figure 4)				
	Feedthrough — Switch "OFF"	$V_{DD} = 5.0V, V_{CC} = V_{SS} = -5.0V,$		1.25		
	(Frequency at -50 dB)	$R_L = 1 \ k\Omega$, $V_{IS} = 5.0 V_{p-p}$, 20 Log_{10} ,				
		$V_{OS}/V_{IS} = -50 \text{ dB}$, (Figure 4)				
	Crosstalk Between Any Two	$V_{DD} = V_{C(A)} = 5.0V; V_{SS} = V_{C(B)} = 5.0V,$		0.9		MHz
	Switches (Frequency at –50 dB)	$R_L 1 \ k\Omega, \ V_{IS(A)} = 5.0 \ V_{p-p}, \ 20 \ Log_{10},$				
		$V_{OS(B)}/V_{IS(A)} = -50 \text{ dB}$ (Figure 5)				
	Crosstalk; Control Input to	$V_{DD}=10V,R_{L}=10\;k\Omega,R_{IN}=1.0\;k\Omega,$		150		mV _{p-p}
	Signal Output	V _{CC} = 10V Square Wave, C _L = 50 pF (Figure 6)				
	Maximum Control Input	$R_1 = 1.0 \text{ k}\Omega, C_1 = 50 \text{ pF}, (Figure 7)$				
	Maximum Control input	$V_{OS(f)} = \frac{12}{V} V_{OS}(1.0 \text{ kHz})$				
		$V_{OS(f)} = 72 V_{OS}(1.0 \text{ KHZ})$ $V_{DD} = 5.0 \text{V}$		6.0		MHz
		$V_{DD} = 3.0V$ $V_{DD} = 10V$		8.0		MHz
		$V_{DD} = 15V$ $V_{DD} = 15V$		8.5		MHz
CIS	Signal Input Capacitance			8.0		pF
C _{OS}	Signal Output Capacitance	V _{DD} = 10V		8.0		pF
C _{IOS}	Feedthrough Capacitance	$V_{\rm C} = 0V$		0.5		pF
C _{IN}	Control Input Capacitance			5.0	7.5	pr

Note 3: AC Parameters are guaranteed by DC correlated testing. Note 4: These devices should not be connected to circuits with the power "ON".

Note 5: In all cases, there is approximately 5 pF of probe and jig capacitance in the output; however, this capacitance is included in C_L wherever it is specified.


Note 6: V_{IS} is the voltage at the in/out pin and V_{OS} is the voltage at the out/in pin. V_C is the voltage at the control input.

Note 7: Conditions for V_{IHC}: a) V_{IS} = V_{DD}, I_{OS} = standard B series I_{OH} b) V_{IS} = 0V, I_{OL} = standard B series I_{OL}.

CD4066BC



Typical Performance Characteristics




Special Considerations

In applications where separate power sources are used to drive V_{DD} and the signal input, the V_{DD} current capability should exceed V_{DD}/R_L (R_L = effective external load of the 4 CD4066BC bilateral switches). This provision avoids any permanent current flow or clamp action of the V_{DD} supply when power is applied or removed from CD4066BC. In certain applications, the external load-resistor current may include both V_{DD} and signal-line components. To

avoid drawing V_{DD} current when switch current flows into terminals 1, 4, 8 or 11, the voltage drop across the bidirectional switch must not exceed 0.6V at $T_A \leq 25^\circ C$, or 0.4V at $T_A > 25^\circ C$ (calculated from R_{ON} values shown).

No V_{DD} current will flow through R_{L} if the switch current flows into terminals 2, 3, 9 or 10.



CD4066BC

