# FAIRCHILD

SEMICONDUCTOR

# CD4069UBC Inverter Circuits

#### **General Description**

The CD4069UB consists of six inverter circuits and is manufactured using complementary MOS (CMOS) to achieve wide power supply operating range, low power consumption, high noise immunity, and symmetric controlled rise and fall times.

This device is intended for all general purpose inverter applications where the special characteristics of the MM74C901, MM74C907, and CD4049A Hex Inverter/Buffers are not required. In those applications requiring larger noise immunity the MM74C14 or MM74C914 Hex Schmitt Trigger is suggested.

October 1987 Revised January 1999 **CD4069UBC Inverter Circuits** 

All inputs are protected from damage due to static discharge by diode clamps to  $V_{\rm DD}$  and  $V_{\rm SS}.$ 


#### Features

- Wide supply voltage range: 3.0V to 15V
- $\blacksquare$  High noise immunity: 0.45  $V_{DD}$  typ.
- Low power TTL compatibility: Fan out of 2 driving 74L or 1 driving 74LS
- Equivalent to MM74C04


### **Ordering Code:**

Order Number	Package Number	Package Description
CD4069UBCM	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow Body
CD4069UBCSJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
CD4069UBCN	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Device also available in	n Tape and Reel. Specify	by appending suffix "X" to the ordering code.

#### **Connection Diagram**



#### **Schematic Diagram**



© 1999 Fairchild Semiconductor Corporation DS005975.prf

#### Absolute Maximum Ratings(Note 1) (Note 2)

-0.5V to $+18$ V <sub>DC</sub>
–0.5V to V_DD +0.5 V_DC
$-65^{\circ}C$ to $+150^{\circ}C$
700 mW
500 mW
260°C

# Recommended Operating Conditions (Note 2)

DC Supply Voltage (V<sub>DD</sub>) Input Voltage (V<sub>IN</sub>) 3V to  $15V_{DC}$  0V to  $V_{DD}$   $V_{DC}$ 

Note 2:  $V_{SS} = 0V$  unless otherwise specified.

#### DC Electrical Characteristics (Note 3)

-40°C +25°C +85°C Symbol Parameter Conditions Units Min Max Min Тур Max Min Max Quiescent Device Current  $V_{DD} = 5V,$ 7.5 1.0 1.0 Inn μA  $V_{IN} = V_{DD} \text{ or } V_{SS}$ V<sub>DD</sub> = 10V, 2.0 2.0 15 μA  $V_{IN} = V_{DD} \text{ or } V_{SS}$ 4.0 30 V<sub>DD</sub> = 15V, 4.0 μΑ  $V_{IN} = V_{DD} \text{ or } V_{SS}$ LOW Level Output Voltage |I<sub>O</sub>| < 1 μA VOL 0.05 0 0.05 0.05 v  $V_{DD} = 5V$ V<sub>DD</sub> = 10V 0.05 0 0.05 0.05 V V<sub>DD</sub> = 15V 0.05 0.05 0.05 v 0 VOH HIGH Level Output Voltage |I<sub>O</sub>| < 1 μA v 4.95  $V_{DD} = 5V$ 4.95 4.95  $V_{DD} = 10V$ 9.95 9.95 9.95 v V<sub>DD</sub> = 15V 14.95 14.95 14.95 ٧  $V_{\text{IL}}$ LOW Level Input Voltage  $|I_0| < 1 \ \mu A$  $V_{DD} = 5V, V_{O} = 4.5V$ v 1.0 1.0 1.0  $V_{DD} = 10V, V_{O} = 9V$ 2.0 2.0 2.0 V V<sub>DD</sub> = 15V, V<sub>O</sub> = 13.5V V 3.0 3.0 3.0  $V_{\text{IH}}$ HIGH Level Input Voltage |I<sub>O</sub>| < 1 μA  $V_{DD} = 5V, V_{O} = 0.5V$ V 4.0 4.0 4.0 8.0 8.0 8.0  $V_{DD} = 10V, V_O = 1V$ v  $V_{DD} = 15V, V_{O} = 1.5V$ 12.0 12.0 12.0 V LOW Level Output Current  $V_{DD} = 5V, V_{O} = 0.4V$ 0.52  $I_{OL}$ 0.44 0.88 0.36 mΑ (Note 4) V<sub>DD</sub> = 10V, V<sub>O</sub> = 0.5V 1.3 1.1 2.25 0.9 mΑ  $V_{DD} = 15V, V_{O} = 1.5V$ 3.6 3.0 8.8 2.4 mΑ HIGH Level Output Current V<sub>DD</sub> = 5V, V<sub>O</sub> = 4.6V -0.52 -0.44 -0.88 -0.36 mΑ I<sub>OH</sub>  $V_{DD} = 10V, V_{O} = 9.5V$ -1.1 -2.25 -0.9 (Note 4) -1.3 mΑ V<sub>DD</sub> = 15V, V<sub>O</sub> = 13.5V -3.6 -3.0 -8.8 -2.4 mΑ  $V_{DD} = 15V, V_{IN} = 0V$ Input Current -0.30 -10 -0.30 -1.0 μΑ  $I_{IN}$ 10<sup>-5</sup> V<sub>DD</sub> = 15V, V<sub>IN</sub> = 15V 0.30 0.30 1.0 μΑ

Note 3:  $V_{SS} = 0V$  unless otherwise specified.


Note 4:  $I_{OH}$  and  $I_{OL}$  are tested one output at a time.


$T_A = 25^{\circ}C$ , $C_L = 50$ pF, $R_L = 200$ k $\Omega$ , $t_r$ and $t_f \le 20$ ns, unless otherwise specified								
Symbol	Parameter	Conditions	Min	Тур	Max	Units		
THE TEN	Propagation Delay Time from	$V_{DD} = 5V$		50	90	ns		
	Input to Output	$V_{DD} = 10V$		30	60	ns		
		$V_{DD} = 15V$		25	50	ns		
$t_{THL}$ or $t_{TLH}$	Transition Time	$V_{DD} = 5V$		80	150	ns		
		$V_{DD} = 10V$		50	100	ns		
		$V_{DD} = 15V$		40	80	ns		
C <sub>IN</sub>	Average Input Capacitance	Any Gate		6	15	pF		
CPD	Power Dissipation Capacitance	Any Gate (Note 6)		12		pF		

Note 5: AC Parameters are guaranteed by DC correlated testing.

Note 6: CPD determines the no load AC power consumption of any CMOS device. For complete explanation, see Family Characteristics application note-AN-90.


## AC Test Circuits and Switching Time Waveforms






www.fairchildsemi.com


3





**CD4069UBC** 

5



Feirchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.