

## CD4099BC 8-Bit Addressable Latch

### General Description

The CD4099BC is an 8-bit addressable latch with three address inputs (A0–A2), an active low enable input ( $\bar{E}$ ), active high clear input (CL), a data input (D), and eight outputs (Q0–Q7).

Data is entered into a particular bit in the latch when that bit is addressed by the address inputs and the enable ( $\bar{E}$ ) is LOW. Data entry is inhibited when enable ( $\bar{E}$ ) is HIGH.

When clear (CL) and enable ( $\bar{E}$ ) are HIGH, all outputs are LOW. When clear (CL) is HIGH and enable ( $\bar{E}$ ) is LOW, the channel demultiplexing occurs. The bit that is addressed has an active output which follows the data input while all unaddressed bits are held LOW. When operating in the addressable latch mode ( $\bar{E} = \text{CL} = \text{LOW}$ ), changing more than one bit of the address could impose a transient wrong

address. Therefore, this should only be done while in the memory mode ( $\bar{E} = \text{HIGH}$ ,  $\text{CL} = \text{LOW}$ ).


### Features

- Wide supply voltage range: 3.0V to 15V
- High noise immunity:  $0.45 V_{DD}$  (typ.)
- Low power TTL: fan out of 2 driving 74L compatibility: or 1 driving 74LS
- Serial to parallel capability
- Storage register capability
- Random (addressable) data entry
- Active high demultiplexing capability
- Common active high clear

### Ordering Code:

Order Number	Package Number	Package Description
CD4099BCN	N16E	16-Lead Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide


### Connection Diagram



### Truth Table

Mode Selection				
$\bar{E}$	CL	Addressed Latch	Unaddressed Latch	Mode
L	L	Follows Data	Holds Previous Data	Addressable Latch
H	L	Holds Previous Data	Holds Previous Data	Memory
L	H	Follows Data	Reset to "0"	Demultiplexer
H	H	Reset to "0"	Reset to "0"	Clear

Logic Diagram



Absolute Maximum Ratings (Note 1)			Recommended Operating Conditions (Note 2)							
DC Supply Voltage ( $V_{DD}$ )	-0.5 to +18 $V_{DC}$		DC Supply Voltage ( $V_{DD}$ )	3.0 to 15 $V_{DC}$						
Input Voltage ( $V_{IN}$ )	-0.5 to $V_{DD} + 0.5 V_{DC}$		Input Voltage ( $V_{IN}$ )	0 to $V_{DD} V_{DC}$						
Storage Temperature Range ( $T_S$ )	-65°C to +150°C		Operating Temperature Range ( $T_A$ )	-40°C to +85°C						
Power Dissipation ( $P_D$ )			<b>Note 1:</b> "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed; they are not meant to imply that the devices should be operated at these limits. The tables of "Recommended Operating Conditions" and "Electrical Characteristics" provide conditions for actual device operation.							
Dual-In-Line	700 mW		<b>Note 2:</b> $V_{SS} = 0V$ unless otherwise specified.							
Small Outline	500 mW									
Lead Temperature ( $T_L$ )										
(Soldering, 10 seconds)	260°C									
DC Electrical Characteristics (Note 2)										
Symbol	Parameter	Conditions	-40°C		+25°C			+85°C		Units
			Min	Max	Min	Typ	Max	Min	Max	
$I_{DD}$	Quiescent Device Current	$V_{DD} = 5V, V_{IN} = V_{DD}$ or $V_{SS}$		20		0.02	20		150	$\mu A$
		$V_{DD} = 10V, V_{IN} = V_{DD}$ or $V_{SS}$		40		0.02	40		300	$\mu A$
		$V_{DD} = 15V, V_{IN} = V_{DD}$ or $V_{SS}$		80		0.02	80		600	$\mu A$
$V_{OL}$	LOW Level Output Voltage	$ I_{OL}  \leq 1 \mu A$								
		$V_{DD} = 5V$		0.05		0	0.05		0.05	V
		$V_{DD} = 10V$		0.05		0	0.05		0.05	V
$V_{OH}$	HIGH Level Output Voltage	$ I_{OL}  \leq 1 \mu A$								
		$V_{DD} = 5V$	4.95		4.95	5		4.95		V
		$V_{DD} = 10V$	9.95		9.95	10		9.95		V
$V_{IL}$	LOW Level Input Voltage	$V_{DD} = 5V, V_O = 0.5V$ or $4.5V$		1.5		2.25	1.5		1.5	V
		$V_{DD} = 10V, V_O = 1.0V$ or $9.0V$		3.0		4.5	3.0		3.0	V
		$V_{DD} = 15V, V_O = 1.5V$ or $13.5V$		4.0		6.75	4.0		4.0	V
$V_{IH}$	HIGH Level Input Voltage	$V_{DD} = 5V, V_O = 0.5V$ or $4.5V$	3.5		3.5	2.75		3.5		V
		$V_{DD} = 10V, V_O = 1.0V$ or $9.0V$	7.0		7.0	5.5		7.0		V
		$V_{DD} = 15V, V_O = 1.5V$ or $13.5V$	11.0		11.0	8.25		11.0		V
$I_{OL}$	LOW Level Output Current (Note 3)	$V_{DD} = 5V, V_O = 0.4V$	0.52		0.44	0.88		0.36		mA
		$V_{DD} = 10V, V_O = 0.5V$	1.3		1.1	2.25		0.9		mA
		$V_{DD} = 15V, V_O = 1.5V$	3.6		3.0	8.8		2.4		mA
$I_{OH}$	HIGH Level Output Current (Note 3)	$V_{DD} = 5V, V_O = 4.6V$	-0.52		-0.44	-0.88		-0.36		mA
		$V_{DD} = 10V, V_O = 9.5V$	-1.3		-1.1	-2.25		-0.9		mA
		$V_{DD} = 15V, V_O = 13.5V$	-3.6		-3.0	-8.8		-2.4		mA
$I_{IN}$	Input Current	$V_{DD} = 15V, V_{IN} = 0V$		-0.30		$-10^{-5}$	-0.30		-1.0	$\mu A$
		$V_{DD} = 15V, V_{IN} = 15V$		0.30		$10^{-5}$	0.30		1.0	$\mu A$
<b>Note 3:</b> $I_{OH}$ and $I_{OL}$ are tested one output at a time.										


**AC Electrical Characteristics** (Note 4)
 $T_A = 25^\circ\text{C}$ ,  $C_L = 50\text{ pF}$ ,  $R_L = 200\text{ k}$ , Input  $t_r = t_f = 20\text{ ns}$ , unless otherwise noted


Symbol	Parameter	Conditions	Min	Typ	Max	Units
$t_{PHL}$ , $t_{PLH}$	Propagation Delay Data to Output	$V_{DD} = 5\text{V}$		200	400	ns
		$V_{DD} = 10\text{V}$		75	150	ns
		$V_{DD} = 15\text{V}$		50	100	ns
$t_{PLH}$ , $t_{PHL}$	Propagation Delay Enable to Output	$V_{DD} = 5\text{V}$		200	400	ns
		$V_{DD} = 10\text{V}$		80	160	ns
		$V_{DD} = 15\text{V}$		60	120	ns
$t_{PHL}$	Propagation Delay Clear to Output	$V_{DD} = 5\text{V}$		175	350	ns
		$V_{DD} = 10\text{V}$		80	160	ns
		$V_{DD} = 15\text{V}$		65	130	ns
$t_{TLH}$ , $t_{THL}$	Propagation Delay Address to Output	$V_{DD} = 5\text{V}$		225	450	ns
		$V_{DD} = 10\text{V}$		100	200	ns
		$V_{DD} = 15\text{V}$		75	150	ns
$t_{THL}$ , $t_{TLH}$	Transition Time (Any Output)	$V_{DD} = 5\text{V}$		100	200	ns
		$V_{DD} = 10\text{V}$		50	100	ns
		$V_{DD} = 15\text{V}$		40	80	ns
$T_{WH}$ , $T_{WL}$	Minimum Data Pulse Width	$V_{DD} = 5\text{V}$		100	200	ns
		$V_{DD} = 10\text{V}$		50	100	ns
		$V_{DD} = 15\text{V}$		40	80	ns
$t_{WH}$ , $t_{WL}$	Minimum Address Pulse Width	$V_{DD} = 5\text{V}$		200	400	ns
		$V_{DD} = 10\text{V}$		100	200	ns
		$V_{DD} = 15\text{V}$		65	125	ns
$t_{WH}$	Minimum Clear Pulse Width	$V_{DD} = 5\text{V}$		75	150	ns
		$V_{DD} = 10\text{V}$		40	75	ns
		$V_{DD} = 15\text{V}$		25	50	ns
$t_{SU}$	Minimum Set-Up Time Data to E	$V_{DD} = 5\text{V}$		40	80	ns
		$V_{DD} = 10\text{V}$		20	40	ns
		$V_{DD} = 15\text{V}$		15	30	ns
$t_H$	Minimum Hold Time Data to E	$V_{DD} = 5\text{V}$		60	120	ns
		$V_{DD} = 10\text{V}$		30	60	ns
		$V_{DD} = 15\text{V}$		25	50	ns
$t_{SU}$	Minimum Set-Up Time Address to E	$V_{DD} = 5\text{V}$		-15	50	ns
		$V_{DD} = 10\text{V}$		0	30	ns
		$V_{DD} = 15\text{V}$		0	20	ns
$t_H$	Minimum Hold Time Address to E	$V_{DD} = 5\text{V}$		-50	15	ns
		$V_{DD} = 10\text{V}$		-20	10	ns
		$V_{DD} = 15\text{V}$		-15	5	ns
$C_{PD}$	Power Dissipation Capacitance	Per Package (Note 5)		100		pF
$C_{IN}$	Input Capacitance	Any Input		5.0	7.5	pF

**Note 4:** AC Parameters are guaranteed by DC correlated testing.

**Note 5:** Dynamic power dissipation ( $P_D$ ) is given by:  $P_D = (C_{PD} + C_L) V_{CC}^2 f + P_G$ ; where  $C_L$  = load capacitance;  $f$  = frequency of operation; for further details, see application note AN-90, "54C/74C Family Characteristics".

**Switching Time Waveforms**





**16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide  
Package Number N16E**

**LIFE SUPPORT POLICY**

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

[www.fairchildsemi.com](http://www.fairchildsemi.com)