FAIRCHILD

SEMICONDUCTOR

CD4099BC 8-Bit Addressable Latch

General Description

The CD4099BC is an 8-bit addressable latch with three address inputs (A0–A2), an active low enable input (\overline{E}), active high clear input (CL), a data input (D), and eight outputs (Q0–Q7).

Data is entered into a particular bit in the latch when that bit is addressed by the address inputs and the enable (\overline{E}) is LOW. Data entry is inhibited when enable (\overline{E}) is HIGH.

When clear (CL) and enable (\overline{E}) are HIGH, all outputs are LOW. When clear (CL) is HIGH and enable (\overline{E}) is LOW, the channel demultiplexing occurs. The bit that is addressed has an active output which follows the data input while all unaddressed bits are held LOW. When operating in the addressable latch mode ($\overline{E} = CL = LOW$), changing more than one bit of the address could impose a transient wrong

October 1987 Revised January 1999 CD4099BC 8-Bit Addressable Latch

address. Therefore, this should only be done while in the memory mode (\overline{E} = HIGH, CL = LOW).


Features

- Wide supply voltage range: 3.0V to 15V
- High noise immunity: 0.45 V_{DD} (typ.)
- Low power TTL: fan out of 2 driving 74L compatibility: or 1 driving 74LS
- Serial to parallel capability
- Storage register capability
- Random (addressable) data entry
- Active high demultiplexing capability
- Common active high clear

Ordering Code:

Order Number	Package Number	Package Description
CD4099BCN	N16E	16-Lead Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide


Connection Diagram



Truth Table

	Mode Selection							
Ē	CL Addressed		Unaddressed	Mode				
		Latch	Latch					
L	L	Follows Data	Holds Previous Data	Addressable Latch				
н	L	Holds Previous Data	Holds Previous Data	Memory				
L	Н	Follows Data	Reset to "0"	Demultiplexer				
н	н	Reset to "0"	Reset to "0"	Clear				

© 1999 Fairchild Semiconductor Corporation DS005984.prf



Absolute Maximum Ratings(Note 1)

(Note 2)

DC Supply Voltage (V _{DD})	-0.5 to $+18$ V _{DC}
Input Voltage (V _{IN})	–0.5 to V_DD +0.5 V_DC
Storage Temperature	
Range (T _S)	-65°C to +150°C
Power Dissipation (P _D)	
Dual-In-Line	700 mW
Small Outline	500 mW
Lead Temperature (TL)	
(Soldering, 10 seconds)	260°C

Recommended Operating Conditions (Note 2)

DC Supply Voltage (V_{DD}) Input Voltage (V_{IN}) 3.0 to 15 V_{DC} 0 to $V_{DD} V_{DC}$ -40°C to +85°C

Note 2: $V_{\mbox{\scriptsize SS}}=0V$ unless otherwise specified.

0	Parameter	Conditions	-40	−40°C		+25°C			+85°C	
Symbol		Conditions	Min	Max	Min	Тур	Max	Min	Max	Units
I _{DD}	Quiescent Device	$V_{DD} = 5V$, $V_{IN} = V_{DD}$ or V_{SS}		20		0.02	20		150	μΑ
	Current	$V_{DD} = 10V$, $V_{IN} = V_{DD}$ or V_{SS}		40		0.02	40		300	μΑ
		V_{DD} = 15V, V_{IN} = V_{DD} or V_{SS}		80		0.02	80		600	μΑ
V _{OL}	LOW Level	I _O ≤ 1μA								
	Output Voltage	$V_{DD} = 5V$		0.05		0	0.05		0.05	V
		$V_{DD} = 10V$		0.05		0	0.05		0.05	V
		$V_{DD} = 15V$		0.05		0	0.05		0.05	V
V _{OH}	HIGH Level	I _O ≤ 1 μA								
	Output Voltage	$V_{DD} = 5V$	4.95		4.95	5		4.95		V
		$V_{DD} = 10V$	9.95		9.95	10		9.95		V
		$V_{DD} = 15V$	14.95		14.95	15		14.95		V
VIL	LOW Level	$V_{DD} = 5V, V_{O} = 0.5V \text{ or } 4.5V$		1.5		2.25	1.5		1.5	V
	Input Voltage	$V_{DD} = 10V, V_{O} = 1.0V \text{ or } 9.0V$		3.0		4.5	3.0		3.0	V
		$V_{DD} = 15V, V_{O} = 1.5V \text{ or } 13.5V$		4.0		6.75	4.0		4.0	V
V _{IH}	HIGH Level	$V_{DD} = 5V, V_{O} = 0.5V \text{ or } 4.5V$	3.5		3.5	2.75		3.5		V
	Input Voltage	$V_{DD} = 10V, V_{O} = 1.0V \text{ or } 9.0V$	7.0		7.0	5.5		7.0		V
		$V_{DD} = 15V, V_{O} = 1.5V \text{ or } 13.5V$	11.0		11.0	8.25		11.0		V
I _{OL}	LOW Level Output	$V_{DD} = 5V, V_{O} = 0.4V$	0.52		0.44	0.88		0.36		mA
	Current (Note 3)	$V_{DD} = 10V, V_{O} = 0.5V$	1.3		1.1	2.25		0.9		mA
		$V_{DD} = 15V, V_{O} = 1.5V$	3.6		3.0	8.8		2.4		mA
I _{OH}	HIGH Level Output	$V_{DD} = 5V, V_{O} = 4.6V$	-0.52		-0.44	-0.88		-0.36		mA
	Current (Note 3)	$V_{DD} = 10V, V_{O} = 9.5V$	-1.3		-1.1	-2.25		-0.9		mA
		$V_{DD} = 15V, V_{O} = 13.5V$	-3.6		-3.0	-8.8		-2.4		mA
I _{IN}	Input Current	V _{DD} = 15V, V _{IN} = 0V		-0.30		-10 ⁻⁵	-0.30		-1.0	μA
		V _{DD} = 15V, V _{IN} = 15V		0.30		10 ⁻⁵	0.30		1.0	μA

3

DC Electrical Characteristics (Note 2)

Note 3: $I_{\mbox{OH}}$ and $I_{\mbox{OL}}$ are tested one output at a time.


www.fairchildsemi.com


CD4099BC

Symbol	= 50 pF, R_L = 200k, Input $t_r = t_f$ = 20 r Parameter	Conditions	Min	Тур	Max	Unit
t _{PHL} , t _{PLH}	Propagation Delay	V _{DD} = 5V		200	400	ns
PRD PLA	Data to Output	$V_{DD} = 10V$		75	150	ns
		$V_{DD} = 15V$		50	100	ns
t _{PI H} , t _{PHI}	Propagation Delay	$V_{DD} = 5V$		200	400	ns
	Enable to Output	$V_{DD} = 10V$		80	160	ns
		$V_{DD} = 15V$		60	120	ns
t _{PHL}	Propagation Delay	$V_{DD} = 5V$		175	350	ns
¹ РЕН, ¹ РРНL ¹ РРНL ¹ ТГН, ¹ ТТНL ¹ ТТНL, ¹ ТТСН ¹ ТТНL, ¹ ТТСН ¹ ТТНС, ¹ ТТСН ¹ ТТСН, ¹ ТТСН, ¹ ТТСН ¹ ТТСН, ¹ ТТСЛ, ¹ ТСП, ¹ ТСП, ¹ ТТСП, ¹ ТТСП, ¹ ТТСП, ¹ ТТСП, ¹ ТТСП, ¹ ТС	Clear to Output	$V_{DD} = 10V$		80	160	ns
		V _{DD} = 15V		65	130	ns
t _{TLH} , t _{THL}	Propagation Delay	$V_{DD} = 5V$		225	450	ns
	Address to Output	$V_{DD} = 10V$		100	200	ns
		$V_{DD} = 15V$		75	150	ns
	Transition Time	$V_{DD} = 5V$		100	200	ns
	(Any Output)	$V_{DD} = 10V$		50	100	ns
		$V_{DD} = 15V$		40	80	ns
T _{WH} , T _{WL}	Minimum Data	$V_{DD} = 5V$		100	200	ns
	Pulse Width	$V_{DD} = 10V$		50	100	ns
		$V_{DD} = 15V$		40	80 400	ns
t _{WH} , t _{WL}	Minimum Address	$V_{DD} = 5V$		200	400	ns
WH, WL	Pulse Width	$V_{DD} = 10V$		100	200	ns
		$V_{DD} = 15V$		65	125	ns
t _{WH}	Minimum Clear	$V_{DD} = 5V$		75	80 400 200 125 150 75 50	ns
	Pulse Width	$V_{DD} = 10V$		40	75	ns
		$V_{DD} = 15V$		25	50	ns
t _{SU}	Minimum Set-Up Time	$V_{DD} = 5V$	$v_{DD} = 15V$ 65 $v_{DD} = 5V$ 75 $v_{DD} = 10V$ 40 $v_{DD} = 15V$ 25 $v_{DD} = 5V$ 40 $v_{DD} = 5V$ 20	80	ns	
	Data to E	$V_{DD} = 10V$		20	40	ns
		$V_{DD} = 15V$		15	30	ns
t _H	Minimum Hold Time	$V_{DD} = 5V$		60	120	ns
	Data to E	$V_{DD} = 10V$		30	60	ns
		$V_{DD} = 15V$		25	50	ns
t _{SU}	Minimum Set-Up Time	$V_{DD} = 5V$		-15	50	ns
	Address to E	$V_{DD} = 10V$		0	30	ns
		V _{DD} = 15V		0	20	ns
t _H	Minimum Hold Time	$V_{DD} = 5V$		-50	15	ns
	Address to E	$V_{DD} = 10V$		-20	10	ns
		V _{DD} = 15V		-15	5	ns
C _{PD}	Power Dissipation Capacitance	Per Package		100		pF
C _{IN}		(Note 5)				

Note 4: AC Parameters are guaranteed by DC correlated testing.

Note 5: Dynamic power dissipation (P_D) is given by: $P_D = (C_{PD} + C_L) V_{CC}^2 f + P_Q$; where $C_L = load$ capacitance; f = frequency of operation; for further details, see application note AN-90, "54C/74C Family Characteristics".





Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.