FAIRCHILD

SEMICONDUCTOR

CD4538BC Dual Precision Monostable

General Description

The CD4538BC is a dual, precision monostable multivibrator with independent trigger and reset controls. The device is retriggerable and resettable, and the control inputs are internally latched. Two trigger inputs are provided to allow either rising or falling edge triggering. The reset inputs are active LOW and prevent triggering while active. Precise control of output pulse-width has been achieved using linear CMOS techniques. The pulse duration and accuracy are determined by external components R_X and $\mathsf{C}_X.$ The device does not allow the timing capacitor to discharge through the timing pin on power-down condition. For this reason, no external protection resistor is required in series with the timing pin. Input protection from static discharge is provided on all pins.

Features

- Wide supply voltage range: 3.0V to 15V
- High noise immunity: 0.45 V_{CC} (typ.)
- Low power TTL compatibility: Fan out of 2 driving 74L or 1 driving 74LS

October 1987

Revised January 1999

- New formula: PW_{OUT} = RC (PW in seconds, R in Ohms, C in Farads)
- \blacksquare ±1.0% pulse-width variation from part to part (typ.)
- $\blacksquare Wide pulse-width range: 1 \ \mu s \ to \ \infty$
- Separate latched reset inputs
- Symmetrical output sink and source capability
- Low standby current: 5 nA (typ.) @ 5 V_{DC}
- Pin compatible to CD4528BC

Ordering Code:

Order Number	Package Number	Package Description				
CD4538BCM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Body				
CD4538BCWM	M16B	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body				
CD4538BCN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide				
Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.						


Connection Diagram


Pin Assignments for DIP and SOIC Von T1A 16 T2A 15 T1B 2 CDA -T2B 14 3 AAINPUT 4 13 CDB BAINPUT -12 ABINPUT BBINPUT QAOUT 6 11 **Q**AOUT 10 QBOUT Vss 9 **Ū**ROUT H = HIGH Level L = LOW Level \uparrow = Transition from LOW-to-HIGH ↓ = Transition from HIGH-to-LOW **Top View** ___ = One HIGH Level Pulse ur = One LOW Level Pulse X = Irrelevant

Truth Table

Inputs			Outputs		
Clear	Α	В	Q	Q	
L	Х	Х	L	Н	
х	н	х	L	н	
х	х	L	L	н	
н	L	\downarrow	л	ъ	
н	\uparrow	н	л	ъ	

© 1999 Fairchild Semiconductor Corporation DS006000.prf





Trigger Operation

The block diagram of the CD4538BC is shown in Figure 1, with circuit operation following.

As shown in Figure 1 and Figure 2, before an input trigger occurs, the monostable is in the quiescent state with the Q output low, and the timing capacitor C_X completely charged to $V_{\text{DD}}.$ When the trigger input A goes from V_{SS} to V_{DD} (while inputs B and C_D are held to V_{DD}) a valid trigger is recognized, which turns on comparator C1 and N-Channel transistor N1⁽¹⁾. At the same time the output latch is set. With transistor N1 on, the capacitor CX rapidly discharges toward V_{SS} until V_{REF1} is reached. At this point the output of comparator C1 changes state and transistor N1 turns off. Comparator C1 then turns off while at the same time comparator C2 turns on. With transistor N1 off, the capacitor Cy begins to charge through the timing resistor, R_X , toward $V_{\text{DD}}.$ When the voltage across C_X equals $V_{\text{REF2}},$ comparator C2 changes state causing the output latch to reset (Q goes low) while at the same time disabling comparator C2. This ends the timing cycle with the monostable in the quiescent state, waiting for the next trigger.

A valid trigger is also recognized when trigger input B goes from V_{DD} to V_{SS} (while input A is at V_{SS} and input C_D is at $V_{DD})^{(2)}$.

It should be noted that in the quiescent state C_X is fully charged to V_{DD} , causing the current through resistor R_X to be zero. Both comparators are "off" with the total device current due only to reverse junction leakages. An added feature of the CD4538BC is that the output latch is set via the input trigger without regard to the capacitor voltage.

Thus, propagation delay from trigger to Q is independent of the value of C_X , R_X , or the duty cycle of the input waveform.

D4538BC


Retrigger Operation

The CD4538BC is retriggered if a valid trigger occurs⁽³⁾ followed by another valid trigger⁽⁴⁾ before the Q output has returned to the quiescent (zero) state. Any retrigger, after the timing node voltage at pin 2 or 14 has begun to rise from V_{REF1}, but has not yet reached V_{REF2}, will cause an increase in output pulse width T. When a valid retrigger is initiated⁽⁴⁾, the voltage at T2 will again drop to V_{REF1} before progressing along the RC charging curve toward V_{DD}. The Q output will remain high until time T, after the last valid retrigger.

Reset Operation

The CD4538BC may be reset during the generation of the output pulse. In the reset mode of operation, an input pulse on C_D sets the reset latch and causes the capacitor to be fast charged to V_{DD} by turning on transistor $Q1^{(5)}$. When the voltage on the capacitor reaches V_{REF2} , the reset latch will clear and then be ready to accept another pulse. If the C_D input is held low, any trigger inputs that occur will be inhibited and the Q and \overline{Q} outputs of the output latch will not change. Since the Q output is reset when an input low level is detected on the C_D input, the output pulse T can be made significantly shorter than the minimum pulse width specification.

CD4538BC



Absolute Maximum Ratings(Note 1)

(Note 2)

DC Supply Voltage (V _{DD})	–0.5 to +18 V_{DC}
Input Voltage (V _{IN})	–0.5V to V_{DD} + 0.5 V_{DC}
Storage Temperature Range (T_S)	$-65^{\circ}C$ to $+150^{\circ}C$
Power Dissipation (P _D)	
Dual-In-Line	700 mW
Small Outline	500 mW
Lead Temperature (T _L)	
(Soldering, 10 seconds)	260°C

Recommended Operating Conditions (Note 2)

DC Supply Voltage (V_{DD}) Input Voltage (V_{IN}) 3 to 15 V_{DC} 0 to V_{DD} V_{DC} -40°C to +85°C CD4538BC

Note 2: $V_{SS} = 0V$ unless otherwise specified.


DC Electrical Characteristics (Note 2)

Symbol	Parameter	Conditions	−40°C			+25°C			+85°C	
Symbol		Conditions	Min	Max	Min	Тур	Max	Min	Max	Units
I _{DD}	Quiescent	$V_{DD} = 5V$ $V_{IH} = V_{DD}$		20		0.005	20		150	μA
	Device Current	$V_{DD} = 10V$ $V_{IL} = V_{SS}$		40		0.010	40		300	μA
		V _{DD} = 15V All Outputs Open		80		0.015	80		600	μΑ
V _{OL}	LOW Level	$V_{DD} = 5V$ $ I_O < 1 \mu A$		0.05		0	0.05		0.05	V
	Output Voltage	$V_{DD} = 10V \qquad V_{IH} = V_{DD}, \ V_{IL} = V_{SS}$		0.05		0	0.05		0.05	V
		$V_{DD} = 15V$		0.05		0	0.05		0.05	V
V _{OH}	HIGH Level	$V_{DD} = 5V \qquad I_O < 1 \ \mu A$	4.95		4.95	5		4.95		V
	Output Voltage	$V_{DD} = 10V \qquad V_{IH} = V_{DD}, \ V_{IL} = V_{SS}$	9.95		9.95	10	9.95 V	V		
		$V_{DD} = 15V$	14.95		14.95	15		14.95		V
VIL	LOW Level	I _O < 1 μA								
	Input Voltage	$V_{DD}=5V\!,~V_O=0.5V~or~4.5V$		1.5		2.25	1.5		1.5	V
		$V_{DD} = 10V, V_{O} = 1.0V \text{ or } 9.0V$		3.0		4.50	3.0		3.0	V
		V_{DD} = 15V, V_{O} = 1.5V or 13.5V		4.0		6.75	4.0		4.0	V
VIH	HIGH Level	I _O < 1 μA								
	Input Voltage	$V_{DD}=5V\!,~V_O=0.5V~or~4.5V$	3.5		3.5	2.75		3.5		V
		$V_{DD} = 10V, V_{O} = 1.0V \text{ or } 9.0V$	7.0		7.0	5.50		7.0		V
		V_{DD} = 15V, V_{O} = 1.5V or 13.5V	11.0		11.0	8.25		11.0		V
I _{OL}	LOW Level	$V_{DD} = 5V, V_O = 0.4V$ $V_{IH} = V_{DD}$	0.52		0.44	0.88		0.36		mA
	Output Current	$V_{DD} = 10V, V_O = 0.5V \qquad V_{IL} = V_{SS}$	1.3		1.1	2.25		0.9		mA
	(Note 3)	$V_{D} = 15V, V_{O} = 1.5V$	3.6		3.0	8.8		2.4		mA
I _{OH}	HIGH Level	$V_{DD} = 5V, V_{O} = 4.6V$	-0.52		-0.44	-0.88		-0.36		mA
	Output Current	$V_{DD} = 10V, V_O = 9.5V \qquad V_{IL} = V_{SS}$	-1.3		-1.1	-2.25		-0.9		mA
	(Note 3)	$V_{D} = 15V, V_{O} = 13.5V$	-3.6		-3.0	-8.8		-2.4		mA
I _{IN}	Input Current,	V _{DD} = 15V, V _{IN} = 0V or 15V		±0.02		±10 ⁻⁵	±0.05		±0.5	μΑ
	Pin 2 or 14									
I _{IN}	Input Current	$V_{DD} = 15V, V_{IN} = 0V \text{ or } 15V$		±0.3		±10 ⁻⁵	±0.3		±1.0	μΑ
	Other Inputs									


Note 3: I_{OH} and I_{OL} are tested one output at a time.


t _{TLH} , t _{THL}	Output Transition Time	Vpp = 5V			Тур		
			Conditions V _{DD} = 5V			200	┢
t _{PLH} , t _{PHL}		V _{DD} = 10V			50	100	
t _{PLH} , t _{PHL}		V _{DD} = 15V			40	80	
	Propagation Delay Time	Trigger Operation—					┢
		A or B to Q or \overline{Q}					
		$V_{DD} = 5V$			300	600	
		$V_{DD} = 10V$			150	300	
		$V_{DD} = 15V$			100	220	
		Reset Operation-					
		C_D to Q or \overline{Q}					
		$V_{DD} = 5V$			250	500	
		V _{DD} = 10V			125	250	
		$V_{DD} = 15V$			95	190	
t _{WL} , t _{WH}	Minimum Input Pulse Width	$V_{DD} = 5V$			35	70	T
	A, B, or C _D	$V_{DD} = 10V$			30	60	
		$V_{DD} = 15V$			25	50	
t _{RR}	Minimum Retrigger Time	$V_{DD} = 5V$				0	Γ
		$V_{DD} = 10V$			0	0	
		$V_{DD} = 15V$				0	
CIN	Input Capacitance	Pin 2 or 14			10		Γ
		Other Inputs			5	7.5	
PW _{OUT}	Output Pulse Width (Q or \overline{Q})	$R_X = 100 \ k\Omega$	$V_{DD} = 5V$	208	226	244	
	(Note: For Typical Distribution,	$C_X=0.002\;\mu\text{F}$	$V_{DD} = 10V$	211	230	248	
	see Figure 6)		$V_{DD} = 15V$	216	235	254	
		$R_{\chi} = 100 \ k\Omega$	$V_{DD} = 5V$	8.83	9.60	10.37	
		$C_X = 0.1 \ \mu F$	$V_{DD} = 10V$	9.02	9.80	10.59	
			$V_{DD} = 15V$	9.20	10.00	10.80	
		$R_{\chi} = 100 \ k\Omega$	$V_{DD} = 5V$	0.87	0.95	1.03	
		$C_X = 10.0 \ \mu F$	$V_{DD} = 10V$	0.89	0.97	1.05	
			$V_{DD} = 15V$	0.91	0.99	1.07	
Pulse Width Match between		$R_{\chi} = 100 \ k\Omega$	$V_{DD} = 5V$		±1		1
Circuits in the Same Package		$C_X=0.1\;\mu\text{F}$	$V_{DD} = 10V$		±1		
$C_X = 0.1 \ \mu\text{F}, \ R_X =$ Operating Cond			$V_{DD} = 15V$		±1		


Note 4: AC parameters are guaranteed by DC correlated testing. Note 5: The maximum usable resistance R_X is a function of the leakage of the Capacitor C_X, leakage of the CD4538BC, and leakage due to board layout, surface resistance, etc.




CD4538BC









Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.