January 1986 Revised February 2000

# DM74ALS165 8-Bit Parallel In/Serial Out Shift Register

#### **General Description**

FAIRCHILD

SEMICONDUCTOR

The DM74ALS165 is an 8-bit serial register that, when clocked, shifts the data toward serial output,  $\overline{Q}_{H}$ . Parallel-in access to each stage is provided by eight individual direct data inputs that are enabled by a low level at the SH/LD input. The DM74ALS165 also features a clock inhibit function and a complemented serial output,  $\overline{Q}_{H}$ .

Clocking is accomplished by a LOW-to-HIGH transition of the CLK input while SH/LD is held HIGH and CLK INH is held LOW. The functions of the CLK and CLK INH (clock inhibit) inputs are interchangeable. Since a LOW CLK input and a LOW-to-HIGH transition of CLK INH will also accomplish clocking, CLK INH should be changed to the high level only while the CLK input is HIGH. Parallel loading is inhibited when SH/LD is held HIGH. The parallel inputs to the register are enabled while SH/LD is LOW independently of the levels of CLK, CLK INH, or SER inputs.


### Features

- Complementary outputsDirect overriding load (data) inputs
- Gated clock inputs
- Parallel-to-serial data conversion

DM74ALS165 8-Bit Parallel In/Serial Out Shift Register

#### **Ordering Code:**

Order Number	Package Number	Package Description
DM74ALS165M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
DM74ALS165N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available	in Tape and Reel. Specify	by appending the suffix letter "X" to the ordering code.



#### **Function Table**

Inputs					Internal		
Shift/	Clock	Clock Clock Serial Parallel			Outputs		Output
Load	Inhibit			AH	$Q_A$	$Q_B$	Q <sub>H</sub>
L	Х	Х	Х	ah	а	b	h
н	L	L	Х	Х	$Q_{A0}$	$Q_{B0}$	Q <sub>H0</sub>
Н	L	$\uparrow$	Н	Х	н	Q <sub>An</sub>	Q <sub>Gn</sub>
Н	L	$\uparrow$	L	Х	L	$Q_{An}$	Q <sub>Gn</sub>
Н	Ŷ	L	Н	Х	н	$Q_{An}$	Q <sub>Gn</sub>
Н	Ŷ	L	L	Х	L	$Q_{An}$	Q <sub>Gn</sub>
Н	Н	Х	Х	Х	$Q_{A0}$	$Q_{B0}$	Q <sub>H0</sub>

H = HIGH Level (steady-state), L = LOW Level (steady-state)


X = Don't Care (any input, including transitions)

 $\uparrow$  = Transition from LOW-to-HIGH level

a...h = The level of steady-state input at inputs A through H, respectively  $Q_{A0}$ ,  $Q_{B0}$ ,  $Q_{H0} =$  The level of  $Q_A$ ,  $Q_B$ , or  $Q_H$ , respectively, before the

indicated steady-state input conditions were established

 $Q_{An}$ ,  $Q_{Gn}$  = The level of  $Q_A$  or  $Q_G$ , respectively, before the most recent  $\uparrow$  transition of the clock



www.fairchildsemi.com

2

#### Absolute Maximum Ratings(Note 1)

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature Range	$-65^{\circ}C$ to $+150^{\circ}C$
Typical θ <sub>JA</sub>	
N Package	74.0°C/W
M Package	104.0°C/W

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

#### **Recommended Operating Conditions**

Symbol	P	Min	Тур	Max	Units		
V <sub>CC</sub>	Supply Voltage	4.5	5	5.5	V		
V <sub>IH</sub>	HIGH Level Input Vo	oltage	2			V	
V <sub>IL</sub>	LOW Level Input Vo	Itage			0.8	V	
I <sub>OH</sub>	HIGH Level Output	Current			-0.4	mA	
I <sub>OL</sub>	LOW Level Output 0	Current			8	mA	
f <sub>CLOCK</sub>	Clock Frequency		45			MHz	
t <sub>W</sub>	Pulse Duration	CLK HIGH	11				
		CLK LOW	11			ns	
		Load	12				
t <sub>SU</sub>	Setup Time	SH/LD	10			ns	
		Data	10				
t <sub>s∪</sub>	Setup Time	CLK INH ↓ before CLK	11				
		Serial before CLK	10			ns	
t <sub>H</sub>	Hold Time		4			ns	
T <sub>A</sub>	Operating Free Air Temperature		0		70	°C	

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 2)	Max	Units
V <sub>IK</sub>	Input Clamp Voltage	$V_{CC} = 4.5V, I_I = -18 \text{ mA}$			-1.5	V	
V <sub>OH</sub>	HIGH Level Output Voltage	$I_{OH} = -0.4 \text{ mA}$ $V_{CC} = 4.5 \text{V to } 5.5 \text{V}$		$V_{CC} - 2$			V
V <sub>OL</sub>	LOW Level	$V_{CC} = 4.5V$	$I_{OL} = 4 \text{ mA}$		0.25	0.4	V
	Output Voltage		$I_{OL} = 8 \text{ mA}$		0.35	0.5	v
l <sub>l</sub>	Input Current at Max Input Voltage	$V_{CC}=5.5V,V_I=7V$				0.1	mA
IIH	HIGH Level Input Current	$V_{CC} = 5.5V, V_I = 2.7V$				20	μΑ
IIL	LOW Level Input Current	$V_{CC} = 5.5V, V_I = 0.4V$				-0.1	mA
I <sub>O</sub> (Note 3)	Output Drive Current	$V_{CC} = 5.5V, V_{O} = 2.25V$		-30		-112	mA
I <sub>CC</sub>	Supply Current	V <sub>CC</sub> = 5.5V (Note 4)			16	24	mA

Note 2: All typical values are at  $V_{CC}=5V,\,T_A=25^\circ C.$ 

Note 3: The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I<sub>OS</sub>.

Note 4: With the outputs open, CLK INH and CLK at 4.5V, and a clock pulse applied to the SH/LD input, I<sub>CC</sub> is measured first with the parallel inputs at 4.5V, then with the parallel inputs grounded.


# DM74ALS165

ŝ
<u>_</u>
ົດ
Ľí
₹
4
Ň
Σ
Ξ


## Switching Characteristics

Symbol	Parameter	Input	Output	Conditions	Min	Тур	Max	Units
f <sub>MAX</sub>	Maximum Frequency			$V_{CC} = 4.5V$ to 5.5V,	45	60		MHz
t <sub>PLH</sub>	Propagation Delay Time LOW-to-HIGH Level Output	Load	$Q_H$ or $\overline{Q}_H$	$C_L$ = 50 pF, $R_L$ = 500	4	13	20	- ns
t <sub>PHL</sub>	Propagation Delay Time HIGH-to-LOW Level Output	Load	$Q_H$ or $\overline{Q}_H$		4	14	22	
t <sub>PLH</sub>	Propagation Delay Time LOW-to-HIGH Level Output	CLK	$Q_H$ or $\overline{Q}_H$		3	7	13	- ns
t <sub>PHL</sub>	Propagation Delay Time HIGH-to-LOW Level Output	CLK	$Q_H$ or $\overline{Q}_H$		3	9	14	
t <sub>PLH</sub>	Propagation Delay Time LOW-to-HIGH Level Output	н	Q <sub>H</sub>		3	7	13	ns
t <sub>PHL</sub>	Propagation Delay Time HIGH-to-LOW Level Output	н	Q <sub>H</sub>		3	9	16	115
t <sub>PLH</sub>	Propagation Delay Time LOW-to-HIGH Level Output	н	$\overline{Q}_{H}$		2	8	15	
t <sub>PHL</sub>	Propagation Delay Time HIGH-to-LOW Level Output	н	Q <sub>H</sub>		3	9	16	ns

www.fairchildsemi.com



www.fairchildsemi.com



www.fairchildsemi.com

user.

sonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com