FAIRCHILD

SEMICONDUCTOR

DM74ALS273 Octal D-Type Edge-Triggered Flip-Flop with Clear

General Description

These monolithic, positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic with a direct clear input.

Information at the D inputs meeting the setup requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the HIGH or LOW level, the D input signal has no effect at the output.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range

April 1984


Revised February 2000


- Buffer-type outputs and improved AC offer significant advantage over DM74LS273.
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin-for-pin compatible with DM74LS273.

Ordering Code:

Order Number	Package Number	r Package Description				
DM74ALS273WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide				
DM74ALS273SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide				
DM74ALS273MSA	MSA20	20-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide				
DM74ALS273N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide				
Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.						

Connection Diagram





Absolute Maximum Ratings(Note 1)


Supply Voltage	7V			
Input Voltage	7V			
Operating Free Air Temperature Range	$0^{\circ}C$ to $+70^{\circ}C$			
Storage Temperature Range	$-65^{\circ}C$ to $+150^{\circ}C$			
Typical θ _{JA}				
N Package	60.0°C/W			
M Package	79.0°C/W			


Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.


Recommended Operating Conditions


Symb	ol Param	eter	Min	No	om	Max		Units	
V _{CC}	Supply Voltage		4.5	ŧ	5	5.5	V		
VIH	HIGH Level Input Voltag	ge	2					V	
V _{IL}	LOW Level Input Voltag	e				0.8		V	
I _{OH}	HIGH Level Output Cur	rent				-2.6		mA	
I _{OL}	LOW Level Output Curr	ent				24		mA	
f _{CLK}	Clock Frequency		0		35		MHz		
t _{W(CLK)}	Width of Clock Pulse	HIGH	14					ns	
		LOW	14					ns	
t _W	Width of Clear Pulse	LOW	10					ns	
t _{SU}	Data Setup Time (Note	2)	10↑					ns	
		Clear Inactive	15↑						
t _H	Data Hold Time		0↑					ns	
TA	Free Air Operating Tem	perature	0			70		°C	
Symbol	Parameter		ege. All typical values are measured at V _{CC} = 5 Conditions		Min	Тур	Max	Units	
	Parameter				Min	Тур	Мах	Units	
VIK	Input Clamp Voltage		$V_{CC} = 4.5V, I_I = -18 \text{ mA}$ $V_{CC} = 4.5V$ $I_{OH} = -2.6 \text{ mA}$				-1.5	V	
V _{OH}	HIGH Level		$V_{CC} = 4.5V$		2.4	3.3		V	
VOL	Output Voltage LOW Level	V _{CC} = 4.5 V to 5.5	$V_{CC} = 4.5V$ to 5.5V $V_{CC} = 4.5V$		V _{CC} – 2	0.25	0.4	V V	
*OL	Output Voltage	$V_{CC} = 4.5V$				0.25	0.4	v	
I _I	Input Current @ Maximum Input V	oltage Vcc = 5.5V. Viu =	$V_{CC} = 5.5V, V_{IH} = 7V$			0.00	0.0	mA	
I _{IH}	HIGH Level Input Current		$V_{CC} = 5.5V, V_{H} = 2.7V$				20	μA	
IIL	LOW Level Input Current		$V_{CC} = 5.5V, V_{IL} = 0.4V$				-0.2	mA	
IO	Output Drive Current	V _{CC} = 5.5V			-30		-112	mA	
I _{CC}	Supply Current	$V_{CC} = 5.5V$	V _{CC} = 5.5V			11	20	mA	
		Outputs OPEN	Outputs OPEN			19	29	mA	
	hing Characteristic								
Symbol	Parameter	Condition	IS	From	То	Min	Max	Units	
f _{MAX}	Maximum Clock Frequency	V _{CC} = 4.5V to 5.5V				35		MHz	
t _{PHL}	Propagation Delay Time	$R_L = 500\Omega$	Clear		Any Q	4	18	ns	
	HIGH-to-LOW Level Output	$C_L = 50 \text{ pF}$							
	Propagation Delay Time			Clock	Any Q	2	12	ns	
	LOW-to-HIGH Level Output			CIOOK	/ iiiy (x	-	12	110	
	Propagation Delay Time			Clock	Any Q	3	15	ns	
	HIGH-to-LOW Level Output				, -	-	1	1	

DM74ALS273









7