

April 1984 Revised March 2000

# DM74AS161 • DM74AS163 Synchronous 4-Bit Counter with Asynchronous Clear • Synchronous 4-Bit Counter

#### **General Description**

These synchronous presettable counters feature an internal carry look ahead for application in high speed counting designs. The DM74AS161 and DM74AS163 are 4-bit binary counters. The DM74AS161 clear asynchronously, while the DM74AS163 clear synchronously. The carry output is decoded to prevent spikes during normal counting mode of operation. Synchronous operation is provided by having all flip-flops clocked simultaneously so that outputs change coincident with each other when so instructed by count enable inputs and internal gating. This mode of operation eliminates the output counting spikes which are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock input wave-form.

These counters are fully programmable, that is, the outputs may each be preset to either level. As presetting is synchronous, setting up a low level at the  $\overline{\text{LOAD}}$  input disables the counter and causes the outputs to agree with set up data after the next clock pulse regardless of the levels of enable input. LOW-to-HIGH transitions at the  $\overline{\text{LOAD}}$  input are perfectly acceptable regardless of the logic levels on the clock or enable inputs.

The DM74AS161 clear function is asynchronous. A low level at the clear input sets all four of the flip-flop outputs LOW regardless of the levels of clock, load or enable inputs. This counter is provided with a clear on power-up feature. The DM74AS163 clear function is synchronous; and a low level at the clear input sets all four of the flip-flop outputs LOW after the next clock pulse, regardless of the levels of enable inputs. This synchronous clear allows the count length to be modified easily, as decoding the maximum count desired can be accomplished with one external NAND gate. The gate output is connected to the clear input to synchronously clear the counter to all LOW outputs. LOW-to-HIGH transitions at the clear input of the DM74AS163 is also permissible regardless of the levels of logic on the clock, enable or load inputs.

The carry look ahead circuitry provides for cascading counters for n bit synchronous application without additional gating. Instrumental in accomplishing this function are two count-enable inputs (P and T) and a ripple carry output. Both count-enable inputs must be HIGH to count. The T input is fed forward to enable the ripple carry output. The ripple carry output thus enabled will produce a high level output pulse with a duration approximately equal to the high level portion of QA output. This high level overflow ripple carry pulse can be used to enable successive cascaded stages. HIGH-to-LOW level transitions at the enable P or T inputs of the DM74AS161 and DM74AS163, may occur regardless of the logic level on the clock.

The DM74AS161 and DM74AS163 feature a fully independent clock circuit. Changes made to control inputs (enable P or T, or load) that will modify the operating mode will have no effect until clocking occurs. The function of the counter (whether enabled, disabled, loading or counting) will be dictated solely by the conditions meeting the stable set-up and hold times.


#### **Features**


- Switching specifications at 50 pF
- $\blacksquare$  Switching specifications guaranteed over full temperature and  $V_{CC}$  range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin-for-pin compatible with Schottky and low power Schottky TTL counterpart
- Improved AC performance over Schottky and low power Schottky counterparts
- Synchronously programmable
- Internal look ahead for fast counting
- Carry output for n-bit cascading
- Synchronous counting
- Load control line
- ESD inputs

#### **Ordering Code:**

Order Number	Package Number	Package Description
DM74AS161M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
DM74AS161N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
DM74AS163M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
DM74AS163N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.





## Absolute Maximum Ratings(Note 1)

Supply Voltage 7V
Input Voltage 7V
Operating Free Air Temperature Range 0°C to +70°C
Storage Temperature Range -65°C to +150°C

Typical  $\theta_{JA}$ 

 N Package
 71.5°C/W

 M Package
 101.0°C/W

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

## **Recommended Operating Conditions**

Symbol	Parameter			Min	Nom	Max	Units
V <sub>CC</sub>	Supply Voltage			4.5	5	5.5	V
V <sub>IH</sub>	HIGH Level Input Voltage			2			V
V <sub>IL</sub>	LOW Level Input Voltage					0.8	V
I <sub>OH</sub>	HIGH Level Output Current					-2	mA
I <sub>OL</sub>	LOW Level Output Current					20	mA
f <sub>CLK</sub>	Clock Frequency			0		75	MHz
t <sub>SU</sub>	t <sub>SETUP</sub> , Set-Up Time Data; A, B, C, D		8			ns	
		En P, En T		8			ns
		LOAD		8			ns
		CLEAR (Only for	LOW	12			
		DM74AS163)	HIGH	9			ns
	Set-up 1	CLEAR		8			ns
	(Only for DM74AS161)						
t <sub>H</sub>	t <sub>HOLD</sub> , Hold Time	Data; A, B, C, D		0			ns
	En P, En T  LOAD  CLEAR (Only for DM74AS163)			0			ns
				0			ns
			174AS163)	0			ns
	Hold 0	CLEAR		0			ns
	(Only for DM74AS161)						
t <sub>WCLK</sub>	Width of Clock Pulse	Clock Pulse		6.7			ns
t <sub>WCLR</sub>	Width of Clear Pulse, (DM74ASAS161 LOW)			8			ns

### **Electrical Characteristics**

over recommended operating free air temperature range. All typical values are measured at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ 


Symbol	Parameter	Conditions		Min	Тур	Max	Units
V <sub>IK</sub>	Input Clamp Voltage	$V_{CC} = 4.5V, I_I = -18 \text{ mA}$				-1.2	V
V <sub>OH</sub>	HIGH Level	$I_{OH} = -2 \text{ mA},$		V <sub>CC</sub> - 2			V
	Output Voltage	V <sub>CC</sub> = 4.5 to 5.5V		V <sub>CC</sub> – 2			l v
V <sub>OL</sub>	LOW Level	V <sub>CC</sub> = 4.5V,			0.35	0.5	V
	Output Voltage	I <sub>OL</sub> = 20 mA			0.33	0.5	l v
I <sub>I</sub>	Input Current @ Max	V <sub>CC</sub> = 5.5V,	LOAD			0.3	
	Input Voltage	$V_{IH} = 7V$	ENT			0.2	mA
			Others			0.1	
I <sub>IH</sub>	HIGH Level Input Current	V <sub>CC</sub> = 5.5V,	LOAD			60	
		V <sub>IH</sub> = 2.7V	ENT			40	μΑ
			Others			20	
I <sub>IL</sub>	LOW Level Input Current	V <sub>CC</sub> = 5.5V,	LOAD			-0.5	
		$V_{IL} = 0.4V$	ENT			-1	mA
			Others			-0.5	
I <sub>O</sub> (Note 2)	Output Drive Current	$V_{CC} = 5.5V, V_{O} = 2.25V$		-30		-112	mA
I <sub>CC</sub>	Supply Current	V <sub>CC</sub> = 5.5V			35	53	mA

Note 2: The output conditions have been chosen to produce a current that closely approximates one half of the true short circuit output current, I<sub>OS</sub>.


## **Switching Characteristics**

over recommended operating free air temperature range

Symbol	Parameter	Conditions	From	То	Min	Max	Units
f <sub>MAX</sub>	Maximum Clock Frequency	V <sub>CC</sub> = 4.5V to 5.5V			75		MHz
t <sub>PHL</sub>	Propagation Delay Time	$R_L = 500\Omega$	Clock	Ripple Carry	2	12.5	ns
	HIGH-to-LOW Level Output	C <sub>L</sub> = 50 pF					
t <sub>PLH</sub>	Propagation Delay Time						
	LOW-to-HIGH Level Output		Clock	Ripple Carry	1	8	ns
	with Load HIGH						
t <sub>PLH</sub>	Propagation Delay Time						
	LOW-to-HIGH Level Output		Clock	Ripple Carry	3	16.5	ns
	with Load LOW						
t <sub>PLH</sub>	Propagation Delay Time		Clock	Any Q	1	7	ns
	LOW-to-HIGH Level Output		CIOCK	Ally Q	į.	,	115
t <sub>PHL</sub>	Propagation Delay Time		Clock	Any Q	2	13	ns
	HIGH-to-LOW Level Output		CIOCK	Ally Q	2	13	115
t <sub>PLH</sub>	Propagation Delay Time		En T	Ripple Carry	1.5	9	ns
	LOW-to-HIGH Level Output			Ripple Carry	1.5	3	113
t <sub>PHL</sub>	Propagation Delay Time		En T	Ripple Carry	1	8.5	ns
	HIGH-to-LOW Level Output			Ripple Carry		0.5	113
t <sub>PHL</sub>	Propagation Delay Time		CLEAR	A O	0	40	
	HIGH-to-LOW Level Output		(DM74AS161)	Any Q	2	13	ns
t <sub>PHL</sub>	Propagation Delay Time		CLEAR	Ripple Carry	2	12.5	ns
	HIGH-to-LOW Level Output		(DM74AS161)	Ripple Carry	2	12.0	115



## Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

7

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com