FAIRCHILD

SEMICONDUCTOR

DM74AS280 9-Bit Parity Generator/Checker

General Description

These universal, 9-bit parity generators/checkers utilize advanced Schottky high performance circuitry and feature odd/even outputs to facilitate operation of either odd or even parity applications. The word length capability is easily expanded by cascading.

The DM74AS280 can be used to upgrade the performance of most systems utilizing the '180 parity generator/checker. Although the DM74AS280 is implemented without expander inputs, the corresponding function is provided by the availability of an input at pin 4 and no internal connection at pin 3. This permits the DM74AS280 to be substituted for the '180 in existing designs to produce identical function even if DM74AS280s are mixed with existing '180s.

Features

Generates either odd or even parity for nine data lines


October 1986

Revised March 2000

- Inputs are buffered to lower the drive requirements
- Can be used to upgrade existing systems using MSI parity circuits
- Cascadable for N-bits
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range

Ordering Code:


Order Number	Package Number	Package Description			
DM74AS280M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow			
DM74AS280N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide			
Devices also available	Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.				



Function Table

, 2, 4, 6, 8 H L	0, 2, 4, 6, 8 H L 1, 3, 5, 7, 9 L H OW State OW State H H	0, 2, 4, 6, 8 H L 1, 3, 5, 7, 9 L H	Number of Inputs (A thru I)	Outputs	
	1, 3, 5, 7, 9 L H OW State	1, 3, 5, 7, 9 L H	that are HIGH	∑Even	∑Odd
, 3, 5, 7, 9 L H	OW State	LOW State	0, 2, 4, 6, 8	Н	L
			1, 3, 5, 7, 9	L	Н
			LOW State		1
			HIGH State		

© 2000 Fairchild Semiconductor Corporation DS006303



Absolute Maximum Ratings(Note 1)

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature Range	$-65^{\circ}C$ to $+150^{\circ}C$
Typical θ _{JA}	
N Package	77.0°C/W
M Package	108.0°C/W

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Тур	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	V
VIH	HIGH Level Input Voltage	2			V
VIL	LOW Level Input Voltage			0.8	V
он	HIGH Level Output Current			-2	mA
OL	LOW Level Output Current			20	mA
Τ _Α	Free-Air Operating Temperature	0		70	°C

Electrical Characteristics

Over recommended free-air temperature range. All typical values are measured at V $_{CC}$ = 5V, T $_{A}$ = 25°C.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V _{IK}	Input Clamp Voltage	$V_{CC} = 4.5V, I_I = -18 \text{ mA}$			-1.2	V
V _{OH}	HIGH Level Output Voltage	$I_{OH} = -2$ mA, $V_{CC} = 4.5$ V to 5.5V	V _{CC} – 2			V
V _{OL}	LOW Level Output Voltage	$V_{CC} = 4.5V$, $I_{OL} = Max$		0.35	0.5	V
l _l	Input Current @ Max Input Voltage	V _{CC} = 5.5V, V _{IH} = 7V			0.1	mA
IIH	HIGH Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$			20	μΑ
IIL	LOW Level Input Current	$V_{CC} = 5.5V, V_{IL} = 0.4V$			-0.5	mA
I _O	Output Drive Current	$V_{CC} = 5.5V, V_{O} = 2.25V$	-30		-112	mA
I _{CC}	Supply Current	V _{CC} = 5.5V		25	40	mA

Switching Characteristics

Symbol	Parameter	Conditions	From	То	Min	Max	Units
t _{PLH}	Propagation Delay Time, LOW-to-HIGH Level Output	$V_{CC} = 4.5V$ to 5.5V, $C_L = 50$ pF,	Data	∑Even	3	12	ns
t _{PHL}	Propagation Delay Time, HIGH-to-LOW Level Output	$R_{L} = 500\Omega$			3	11	ns
t _{PLH}	Propagation Delay Time, LOW-to-HIGH Level Output		Data	ΣOdd	3	12	ns
t _{PHL}	Propagation Delay Time, HIGH-to-LOW Level Output				3	11.5	ns

DM74AS280

Typical Applications

Three DM74AS280s can be used to implement a 25-line parity generator/checker.

As an alternative, the outputs of two or three parity generators/checkers can be decoded with a 2-input (AS86) or 3input (S135) exclusive-OR gate for 18 or 27-line parity applications.

Longer word lengths can be implemented by cascading DM74AS280s. As shown in Figure 2, parity can be generated for word lengths up to 81 bits.

