

October 1986 Revised March 2000

DM74AS646 • DM74AS648 Octal Bus Transceiver and Register

General Description

This device incorporates an octal bus transceiver and an octal D-type register configured to enable multiplexed transmission of data from bus to bus or internal register to bus.

This bus transceiver features totem-pole 3-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance third state and increased high-logic-level drive provide this device with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. It is particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The registers in the DM74AS646, DM74AS648 are edgetriggered D-type flip-flops. On the positive transition of the clock (CAB or CBA), the input bus data is stored.

The SAB and SBA control pins are provided to select whether real-time data or stored data is transferred. A LOW input level selects real-time data, and a HIGH level selects stored data. The select controls have a "make before break" configuration to eliminate a glitch which would normally occur in a typical multiplexer during the transition between stored and real-time data.

The enable \overline{G} and direction control pins provide four modes of operation; real-time data transfer from bus A to B, real-time data transfer from bus B to A, real-time bus A and/or B data transfer to internal storage, or internal store data transfer to bus A or B.

When the enable \overline{G} pin is LOW, the direction pin selects which bus receives data. When the enable \overline{G} pin is HIGH, both buses become disabled yet their input function is still enabled.


Features

- Switching specifications at 50 pF
- \blacksquare Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin-for-pin compatible with LS TTL counterpart
- 3-STATE buffer-type outputs drive bus lines directly

Ordering Code:

Order Number	Package Number	Package Description
DM74AS646WM	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
DM74AS646NT	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-100, 0.300 Wide
DM74AS648WM	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
DM74AS648NT	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-100, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.




Function Table

Inputs					Data I/O (Note 1)		Operation or Function		
G	DIR	CAB	СВА	SAB	SBA	A1 thru A8	B1 thru B8	DM74AS646	DM74AS648
Н	Х	H or L	H or L	Χ	Χ	Input	Input	Isolation, Hold Storage	Isolation, Hold Storage
	Х	1	\uparrow	Х	Χ			Store A and B Data	Store A and B Data
L	L	Х	Χ	Х	L	Output	Input	Real Time B Data to A Bus	Real Time B Data to A Bus
	L	Χ	H or L	Х	Н			Stored B Data to A Bus	Stored B Data to A Bus
L	Н	Х	Х	L	Χ	Input	Output	Real Time A Data to B Bus	Real Time A Data to B Bus
	Н	H or L	Χ	Н	Χ			Stored A Data to B Bus	Stored A Data to B Bus
Х	Х	1	Х	Х	Х	Input	Unspecified (Note 1)	Store A, B Unspecified (Note 1)	Store A, B Unspecified (Note 1)
х	Х	Х	1	Х	Χ	Unspecified (Note 1)	Input	Store B, A Unspecified (Note 1)	Store B, A Unspecified (Note 1)

H—HIGH level; L—LOW level; X—irrelevant; ↑—LOW-to-HIGH level transition

Note 1: The data output functions may be enabled or disabled by various signals at the G and DIR inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every LOW-to-HIGH transition on the clock inputs.



Absolute Maximum Ratings(Note 3)

Supply Voltage 7V Input Voltage

Storage Temperature Range -65°C to +150°C

Typical θ_{JA}

N Package 41.1°C/W M Package 81.5°C/W

Note 3: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units	
V _{CC}	Supply Voltage	4.5	5	5.5	V	
V _{IH}	HIGH Level Input Voltage	2			V	
V _{IL}	LOW Level Input Voltage			0.8	V	
ОН	HIGH Level Output Current			-15	mA	
OL	LOW Level Output Current			48	mA	
CLK	Clock Frequency		0		90	MHz
t _W	Width of Clock Pulse	HIGH	5			ns
		LOW	6			ns
SU	Data Setup Time (Note 4)	6↑			ns	
Н	Data Hold Time (Note 4)	0↑			ns	
T _A	Free Air Operating Temperat	0		70	°C	

Note 4: The (1) arrow indicates the positive edge of the Clock is used for reference.

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Symbol	Parameter	Conditions			Min	Тур	Max	Units	
V _{IK}	Input Clamp Voltage	$V_{CC} = 4.5V, I_I = -18 \text{ mA}$					-1.2	V	
V _{OH}	HIGH Level	$V_{CC} = 4.5V, V_{IL}$	= Max	I _{OH} = Max	2				
	Output Voltage	$V_{IH} = Min$		$I_{OH} = -3 \text{ mA}$	2.4	3.2		V	
		$V_{CC} = 4.5V \text{ to } 5$	_{CC} = 4.5V to 5.5V, I _{OH} = -2 mA						
V _{OL}	LOW Level	$V_{CC} = 4.5V, V_{IL}$	= Min			0.35	0.5	V	
	Output Voltage	$V_{IH} = 2V$, $I_{OL} = I$	Max			0.55	0.5	v	
I	Input Current @ Max	V _{CC} = 5.5V	V _I = 7V	Control Inputs			0.1	mA	
	Input Voltage		$V_{I} = 5.5V$	A or B Ports			0.1	IIIA	
I _{IH}	HIGH Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$		Control Inputs			20		
		(Note 5)		A or B Ports			70	μΑ	
I _{IL}	LOW Level Input Current	$V_{CC} = 5.5V, V_{IL}$	= 0.4V	Control Inputs			-0.5	m A	
		(Note 5)		A or B Ports			-0.75	mA	
Io	Output Drive Current	$V_{CC} = 5.5V, V_O$	= 2.25V	•	-30		-112	mA	
I _{CC}	Supply Current	$V_{CC} = 5.5V$		Outputs HIGH		120	195		
			DM74AS646	Outputs LOW		130	211		
				Outputs Disabled		130	211	mA	
				Outputs HIGH		110	185	IIIA	
			DM74AS648	Outputs LOW		120	195		
				Outputs Disabled		120	195		


Note 5: For I/O ports, the parameters I_{IH} and I_{IL} include the OFF-State current, I_{OZH} and I_{OZL} .


Symbol	Parameter	Conditions	From (Input)	To (Output)	Min	Max	Units
f _{MAX}	Maximum Clock	$V_{CC} = 4.5V \text{ to } 5.5V,$			90		MHz
	Frequency	$R_1 = R_2 = 500\Omega$			90		IVII IZ
t _{PLH}	Propagation Delay Time	C _L = 50 pF		A or B	2	8.5	ns
	LOW-to-HIGH Level Output		CBA or CAB		2	0.5	115
t _{PHL}	Propagation Delay Time		CBA OI CAB	AOIB	2	9	ns
	HIGH-to-LOW Level Output				2	9	115
t _{PLH}	Propagation Delay Time				2	9	ns
	LOW-to-HIGH Level Output		A or B	B or A	2	9	115
t _{PHL}	Propagation Delay Time		AUID	BUIA	1	7	ns
	HIGH-to-LOW Level Output				'	'	115
t _{PLH}	Propagation Delay Time			A or B	2	11	20
	LOW-to-HIGH Level Output		SBA or SAB		2	11	ns
t _{PHL}	Propagation Delay Time		SBA OF SAB	AOIB	2	9	
	HIGH-to-LOW Level Output		(Note 6)		2	9	ns
t _{PZH}	Output Enable Time				2	9	ns
	to HIGH Level Output				2	9	115
t _{PZL}	Output Enable Time				3	14	ns
	to LOW Level Output		Enable G	A or B	3	14	115
t _{PHZ}	Output Disable Time		Enable G	AOIB	2	9	ns
	from HIGH Level Output				2	9	115
t _{PLZ}	Output Disable Time				2	9	ns
	from LOW Level Output				2	9	115
t _{PZH}	Output Enable Time				3	16	ns
	to HIGH Level Output				3	10	115
t _{PZL}	Output Enable Time				3	18	ns
	to LOW Level Output		DIR	A or B	3	10	110
t _{PHZ}	Output Disable Time		DIK	A or B	2	10	ns
	from HIGH Level Output				2	10	115
t _{PLZ}	Output Disable Time	1			2	10	ns
	from LOW Level Output					10	115

Note 6: These parameters are measured with the internal output state of the storage register opposite to that of the bus input

Symbol	Parameter	Conditions	From (Input)	To (Output)	Min	Max	Units
f _{MAX}	Maximum Clock Frequency	$V_{CC} = 4.5V \text{ to } 5.5V,$			90		MHz
t _{PLH}	Propagation Delay Time	$R_1 = R_2 = 500\Omega$			2	8.5	ns
	LOW-to-HIGH Level Output	C _L = 50 pF	CAB or CBA	A or B			
t _{PHL}	Propagation Delay Time				2	9	ns
	HIGH-to-LOW Level Output						
t _{PLH}	Propagation Delay Time				2	8	ns
	LOW-to-HIGH Level Output		A or B	B or A			
t _{PHL}	Propagation Delay Time				1	7	ns
	HIGH-to-LOW Level Output						
t _{PLH}	Propagation Delay Time				2	11	ns
	LOW-to-HIGH Level Output		SBA or SAB	A or B			
t _{PHL}	Propagation Delay Time		05/10/10/15	710.5	2	9	ns
	HIGH-to-LOW Level Output		(Note 7)		1	Ů	1.0
t _{PZH}	Output Enable Time				2	9	ns
	to HIGH Level Output	·		-	3	110	
t _{PZL}	Output Enable Time				3	15	ns
	to LOW Level Output		Enable G	A or B	3	13	113
t _{PHZ}	Output Disable Time		Lilable G	AOIB	2	9	ns
	from HIGH Level Output				2	9	115
t _{PLZ}	Output Disable Time				2	9	ns
	from LOW Level Output						110
t _{PZH}	Output Enable Time				3	16	
	to HIGH Level Output				3	16	ns
t _{PZL}	Output Enable Time				3	18	
	to LOW Level Output		DIR	A or B	3	10	ns
t _{PHZ}	Output Disable Time	7	אוט	AUIB	2	10	
	from HIGH Level Output					10	ns
t _{PLZ}	Output Disable Time	7			2	10	
	from LOW Level Output				2	10	ns

Note 7: These parameters are measured with the internal output state of the storage register opposite to that of the bus input.





24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-100, 0.300 Wide Package Number N24C

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com