

October 1986 Revised March 2000

# DM74AS651 • DM74AS652 Octal Bus Transceiver and Register

## **General Description**

These devices incorporate an octal transceiver and an octal D-type register configured to enable transmission of data from bus to bus or internal register to bus. The DM74AS651 offers 64-Industrial grade product guaranteeing performance from  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ .

These bus transceivers feature totem-pole 3-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these devices with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The registers in the DM74AS651 and DM74AS652 are edge-triggered D-type flip-flops. On the positive transition of the clock (CAB or CBA), the input data is stored.

The SAB and SBA control pins are provided to select whether real-time data or stored data is transferred. A LOW input level selects real-time data and a HIGH level selects stored data. The select controls have a "make before break" configuration to eliminate a glitch which would normally occur in a typical multiplexer during the transition between stored and real-time data.

The Enable (GAB and  $\overline{G}BA$ ) control pins provide four modes of operation; real-time data transfer from bus A-to-B, real-time data transfer from bus B-to-A, real-time bus A and/or B data transfer to internal storage, or internal stored data transfer to bus A and/or B.

#### **Features**


- Switching specifications at 50 pF
- $\blacksquare$  Switching specifications guaranteed over full temperature and  $V_{CC}$  range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- 3-STATE buffer-type outputs drive bus lines directly
- Guaranteed performance over industrial temperature range (-40°C to +85°C) in 64-grade products

## **Ordering Code:**

Order Number	Package Number	Package Description
DM74AS651WM	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
DM74AS651NT	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-100, 0.300 Wide
DM74AS652WM	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
DM74AS652NT	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-100, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

## **Connection Diagram**




## **Function Table**

INPUTS					DATA I/O (Note 1)		OPERATION OR FUNCTION		
GAB	GBA	САВ	СВА	SAB	SBA	A1 THRU A8	B1 THRU B8	DM74AS651	DM74AS652
L	Н	H or L	H or L	Х	Χ	Input	Input	Isolation	Isolation
L	Н	Ť	1	Х	Х	put	pat	Store A and B Data	Store A and B Data
L	L	Х	Χ	Х	L	Output	Input	Real Time B Data to A Bus	Real Time B Data to A Bus
L	L	Х	H or L	Х	Н	Output	input	Stored B Data to A Bus	Stored B Data to A Bus
Н	Н	Х	X	L	X	Input	Output	Real Time A Data to B Bus	Real Time A Data to B Bus
Н	Н	H or L	Χ	Н	Х	IIIput	Output	Stored A Data to B Bus	Stored A Data to B Bus
Н	L	H or L	H or L	Н	Н	Output	Output	Stored A Data to B Bus & Stored B Data to A Bus	Stored A Data to B Bus & Stored B Data to A Bus
Х	Н	1	H or L	Х	Х	Input	Unspecified (Note 1)	Store A, Hold B	Store A, Hold B
Н	Н	1	1	X (Note 2)	x	Input	Output	Store A in both registers	Store A in both registers
L	Х	H or L	1	Х	Х	Unspecified (Note 1)	Input	Hold A, Store B	Hold A, Store B
L	L	1	$\uparrow$	х	X (Note 2)	Output	Input	Store B in both registers	Store B in both registers


Note 1: The data output functions may be enabled or disabled by various signals at the GAB and GBA inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every LOW-to-HIGH transition on the clock inputs.


Note 2: If the select control is LOW, the clocks can occur simultaneously. If the select control is HIGH, the clocks must be staggered in order to load both registers.

H = HIGH Level
L = LOW Level
X = Irrelevant
↑ = LOW-to-HIGH Transition



## **Schematics of Inputs and Outputs**





## Absolute Maximum Ratings(Note 3)

Supply Voltage 7V

Input Voltage

Control Inputs 7V I/O Ports 5.5V Operating Free Air Temperature Range  $0^{\circ}C$  to  $+70^{\circ}C$ 

Storage Temperature Range

Typical  $\theta_{\text{JA}}$ 

N Package

M Package 81.5°C/W Note 3: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

## **Recommended Operating Conditions**

Symbol	Parameter	Min	Nom	Max	Units	
V <sub>CC</sub>	Supply Voltage	4.5	5	5.5	V	
V <sub>IH</sub>	HIGH Level Input Voltage		2			V
V <sub>IL</sub>	LOW Level Input Voltage				0.8	V
I <sub>ОН</sub>	HIGH Level Output Current			-15	mA	
I <sub>OL</sub>	LOW Level Output Current			48	mA	
f <sub>CLK</sub>	Clock Frequency	0		90	MHz	
twclk	Width of Enable Pulse	HIGH	5			ns
		6			115	
t <sub>SU</sub>	Data Setup Time	6			ns	
t <sub>H</sub>	Data Hold Time	0			ns	
T <sub>A</sub>	Operating Free Air Tempera	0		70	°C	

## **Electrical Characteristics**

over recommended operating free air temperature range. All typical values are measured at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ .

 $-65^{\circ}C$  to  $+150^{\circ}C$ 

41.1°C/W

Symbol	Parameter	Conditions			Min	Тур	Max	Units	
V <sub>IK</sub>	Input Clamp Voltage	age $V_{CC} = 4.5V, I_{I} = -18 \text{ mA}$					-1.2	V	
V <sub>OH</sub>	HIGH Level	V <sub>CC</sub> = 4.5V		I <sub>OH</sub> = Max	2				
	Output Voltage			$I_{OH} = -3 \text{ mA}$	2.4	3.2		V	
		$V_{CC} = 4.5V$ to	5.5V	$I_{OH} = -2 \text{ mA}$	V <sub>CC</sub> – 2				
V <sub>OL</sub>	LOW Level Output Voltage	$V_{CC} = 4.5V, I_{C}$	<sub>oL</sub> = Max	•		0.35	0.5	V	
I	Input Current at	$V_{CC} = 5.5V$	$V_I = 7V$	Control Inputs			0.1	mA	
	Max Input Voltage		$V_1 = 5.5V$	A or B Ports			0.1	mA	
I <sub>IH</sub>	HIGH Level	$V_{CC} = 5.5V$ ,		Control Inputs			20	^	
	Input Current	$V_{IH} = 2.7V$		A or B Ports			70	μА	
I <sub>IL</sub>	LOW Level	$V_{CC} = 5.5V$ ,		Control Inputs			-0.5	A	
	Input Current	$V_{IL} = 0.4V$		A or B Ports			-0.75	mA	
Io	Output Drive Current	$V_{CC} = 5.5V, V$	<sub>O</sub> = 2.25V	•	-30		-112	mA	
I <sub>CC</sub>	Supply Current	$V_{CC} = 5.5V$		Outputs HIGH		110	185		
			DM74AS651	Outputs LOW		120	195		
				Outputs Disabled		130	195	A	
				Outputs HIGH		120	195	mA	
			DM74AS652	Outputs LOW		130	211		
				Outputs Disabled		130	211		


Symbol	Parameter	Conditions	From	То	Min	Max	Units
f <sub>MAX</sub>	Maximum Clock Frequency	V <sub>CC</sub> = 4.5V to 5.5V			90		MHz
t <sub>PLH</sub>	Propagation Delay Time	$R_1 = R_2 = 500\Omega$			2	8.5	ns
	LOW-to-HIGH Level Output	$C_L = 50 pF$	CBA or CAB	A or B			
t <sub>PHL</sub>	Propagation Delay Time		CBA 01 CAB	AUID	2	9	
	HIGH-to-LOW Level Output				2	9	ns
t <sub>PLH</sub>	Propagation Delay Time				2	8	ns
	LOW-to-HIGH Level Output		A or B	B or A	2	0	115
t <sub>PHL</sub>	Propagation Delay Time		AOIB		1	7	ns
	HIGH-to-LOW Level Output				'	,	115
t <sub>PLH</sub>	Propagation Delay Time			A or B	2	11	ns
	LOW-to-HIGH Level Output		SBA or SAB		2	- ''	115
t <sub>PHL</sub>	Propagation Delay Time		(Note 4)		2	9	ns
	HIGH-to-LOW Level Output				2	9	115
t <sub>PZH</sub>	Output Enable Time	7			2	10	ns
	to HIGH Level Output				2	10	115
t <sub>PZL</sub>	Output Enable Time				3	16	ns
	to LOW Level Output		Enable GBA	Α	3	16	115
t <sub>PHZ</sub>	Output Disable Time		Enable GBA	A	2	9	200
	from HIGH Level Output				2	9	ns
t <sub>PLZ</sub>	Output Disable Time				2	9	200
	from LOW Level Output				2	9	ns
t <sub>PZH</sub>	Output Disable Time			В	2	11	
	to HIGH Level Output				3	- "	ns
t <sub>PZL</sub>	Output Disable Time					40	
	to LOW Level Output		Enable GAB		3	16	ns
t <sub>PHZ</sub>	Output Disable Time		Enable GAB		2	40	
	from HIGH Level Output				2	10	ns
t <sub>PLZ</sub>	Output Disable Time					44	
	from LOW Level Output				2	11	ns


5

Note 4: These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

Symbol	Parameter	Conditions	From	То	Min	Max	Units
f <sub>MAX</sub>	Maximum Clock Frequency	V <sub>CC</sub> = 4.5V to 5.5V			90		MHz
t <sub>PLH</sub>	Propagation Delay Time LOW-to-HIGH Level Output	$R_1 = R_2 = 500\Omega$ $C_L = 50 \text{ pF}$	CBA or CAB	A or B	2	8.5	ns
t <sub>PHL</sub>	Propagation Delay Time HIGH-to-LOW Level Output		CBA OF CAB		2	9	ns
t <sub>PLH</sub>	Propagation Delay Time LOW-to-HIGH Level Output			B or A	2	9	ns
t <sub>PHL</sub>	Propagation Delay Time HIGH-to-LOW Level Output		A or B		1	7	ns
t <sub>PLH</sub>	Propagation Delay Time LOW-to-HIGH Level Output		SBA or SAB	A or B	2	11	ns
PHL	Propagation Delay Time HIGH-to-LOW Level Output		(Note 5)		2	9	ns
t <sub>PZH</sub>	Output Enable Time to HIGH Level Output		Enable GBA	А	2	10	ns
t <sub>PZL</sub>	Output Enable Time to LOW Level Output				3	16	ns
t <sub>PHZ</sub>	Output Disable Time from HIGH Level Output		Enable GBA		2	9	ns
t <sub>PLZ</sub>	Output Disable Time from LOW Level Output				2	9	ns
PZH	Output Disable Time to HIGH Level Output				3	11	ns
PZL	Output Disable Time to LOW Level Output		5 0.5	В	3	16	ns
PHZ	Output Disable Time from HIGH Level Output		Enable GAB		2	10	ns
PLZ	Output Disable Time from LOW Level Output				2	11	ns

Note 5: These parameters are measured with the internal output state of the storage register opposite to that of the bus input.





24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-100, 0.300 Wide Package Number N24C

Fairchild does not assume any responsibility for use of any circuity described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com