FAIRCHILD

SEMICONDUCTOR

DM74AS874 Dual 4-Bit D-Type Edge-Triggered Flip-Flop

General Description

These dual 4-bit inverting registers feature totem-pole 3-STATE outputs designed specifically for driving highlycapacitive or relatively low-impedance loads. The highimpedance state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops of the DM74AS874 are edge-triggered D-type flip-flops. On the positive transition of the clock, the Q outputs will be set to the logic states that were set up at the D inputs.

A buffered output control input can be used to place the eight outputs in either a normal logic state (HIGH or LOW logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the flip-flops. That is, the old data can be retained or new data can be entered even while the outputs are OFF.

The pinout is arranged to ease printed circuit board layout. All data inputs are on one side of the package, while all outputs are on the other side.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and $V_{\mbox{CC}}$ range

October 1986


Revised March 2000

- Advanced oxide-isolated, ion-implanted Schottky TTL
- process
- 3-STATE buffer-type outputs drive bus lines directly
- Space saving 300 mil wide package Bus structured pinout

Ordering Code:

Order Number	Package Number	Package Description			
DM74AS874WM	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide			
DM74AS874NT	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-100, 0.300 Wide			
Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.					


Connection Diagram



© 2000 Fairchild Semiconductor Corporation DS006331

www.fairchildsemi.com

DM74AS874



Absolute Maximum Ratings(Note 1)

Supply Voltage	7V
Input Voltage	7V
Voltage Applied to Disabled Output	5.5V
Operating Free Air Temperature Range	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature Range	–65°C to +150°C
Typical θ _{JA}	
N Package	47.0°C/W

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol Pa		eter Min No		n	Max		Units	
C	Supply Voltage		4.5	5		5.5		V
-	HIGH Level Input Voltage LOW Level Input Voltage		2				V	
_					0.8 -15		V	
4	HIGH Level Output Curre	HIGH Level Output Current						mA
-	LOW Level Output Curre	ent				48		mA
K	Clock Frequency		0			80		MHz
CLK	Width of Clock Pulse	HIGH	3					
JEIK		LOW	6					ns
CLR	Width of Clear Pulse	LOW	2					ns
J	Setup Time	Data	4↑					
,	(Note 2)	Clear Inactive	5↑					ns
	Data Hold Time (Note 2)		1↑					ns
	Free Air Operating Temp	erature	0			70		°C
	(1) arrow indicates the positive edge of ical Characteristic mended operating free air temperatu	S ure range. All typical val	ues are measu	red at V _{CC} = 5∖				Γ
lectr	rical Characteristic	S ure range. All typical val		red at V _{CC} = 5\	/, T _A = 25°C Min	Тур	Max	Un
er recom	rical Characteristics	S ure range. All typical values Cc $V_{CC} = 4.5V$, $I_1 = -18$ m/	ues are measu Inditions		Min	Тур	Max	_
er recom	rical Characteristics mended operating free air temperatu Parameter Input Clamp Voltage HIGH Level	S ure range. All typical values $V_{CC} = 4.5V$, $I_1 = -18$ m/ $V_{CC} = 4.5V$, $V_{IL} = V_{IL}$ N	ues are measur Inditions A flax, I _{OH} = Max		Min 2.4			\
er recom ymbol	rical Characteristics mended operating free air temperatu Parameter Input Clamp Voltage HIGH Level Output Voltage	S ure range. All typical values $V_{CC} = 4.5V$, $I_1 = -18 \text{ m}_1$ $V_{CC} = 4.5V$, $V_{IL} = V_{IL} N$ $I_{OH} = -2 \text{ mA}$, $V_{CC} = 4.5V$	ues are measur Inditions A flax, I _{OH} = Max		Min	Тур		\
lectr er recom ymbol	rical Characteristics mended operating free air temperatu Parameter Input Clamp Voltage HIGH Level Output Voltage LOW Level	S ire range. All typical values $V_{CC} = 4.5V$, $I_1 = -18$ m. $V_{CC} = 4.5V$, $V_{IL} = V_{IL}$ N $I_{OH} = -2$ mA, $V_{CC} = 4.5$ $V_{CC} = 4.5V$, $V_{IH} = 2V$,	ues are measur Inditions A flax, I _{OH} = Max		Min 2.4	Тур		\
er recom ymbol	rical Characteristics mended operating free air temperatu Parameter Input Clamp Voltage HIGH Level Output Voltage LOW Level Output Voltage		ues are measur Inditions A flax, I _{OH} = Max		Min 2.4	Тур 3.3	-1.2	
er recom ymbol	rical Characteristics mended operating free air temperatu Parameter Input Clamp Voltage HIGH Level Output Voltage LOW Level Output Voltage Input Current at Max Input Voltage		ues are measu onditions A A fax, I _{OH} = Max IV to 5.5V		Min 2.4	Тур 3.3	-1.2 0.5 0.1	/ / //
er recom ymbol	Tical Characteristics mended operating free air temperatu Parameter Input Clamp Voltage HIGH Level Output Voltage LOW Level Output Voltage Input Current at Max Input Voltage HIGH Level Input Current		ues are measu onditions A A fax, I _{OH} = Max IV to 5.5V		Min 2.4	Тур 3.3	-1.2 0.5 0.1 20	ν ν ν μ
lectr er recom ymbol	Tical Characteristics mended operating free air temperatu Parameter Input Clamp Voltage HIGH Level Output Voltage LOW Level Output Voltage Input Current at Max Input Voltage HIGH Level Input Current LOW Level Input Current		ues are measur onditions A lax, I _{OH} = Max IV to 5.5V		Min 2.4 V _{CC} – 2	Тур 3.3	-1.2 0.5 0.1 20 -0.5	ν ν μ μ
H (Note 3)	Tical Characteristics mended operating free air temperatu Parameter Input Clamp Voltage HIGH Level Output Voltage LOW Level Output Voltage Input Current at Max Input Voltage HIGH Level Input Current LOW Level Input Current Output Drive Current		ues are measur onditions A lax, I _{OH} = Max IV to 5.5V		Min 2.4	Тур 3.3	-1.2 0.5 0.1 20 -0.5 -112	ν ν ν μ π
H (Note 3)	Tical Characteristics mended operating free air temperatu Parameter Input Clamp Voltage HIGH Level Output Voltage LOW Level Output Voltage Input Current at Max Input Voltage HIGH Level Input Current LOW Level Input Current		ues are measur onditions A lax, I _{OH} = Max IV to 5.5V		Min 2.4 V _{CC} – 2	Тур 3.3	-1.2 0.5 0.1 20 -0.5	ν ν ν μ π
Hectr mer recom mymbol H L (Note 3) H	Tical Characteristics mended operating free air temperatu Parameter Input Clamp Voltage HIGH Level Output Voltage LOW Level Output Voltage Input Current at Max Input Voltage HIGH Level Input Current LOW Level Input Current OUtput Drive Current OFF-State Output Current,		ues are measur onditions A lax, I _{OH} = Max IV to 5.5V		Min 2.4 V _{CC} – 2	Тур 3.3	-1.2 0.5 0.1 20 -0.5 -112 50	ν ν ν μ μ
Hectr er recom ymbol - - Note 3)	ical Characteristics mended operating free air temperatu Parameter Input Clamp Voltage HIGH Level Output Voltage LOW Level Output Voltage Input Current at Max Input Voltage HIGH Level Input Current LOW Level Input Current OUtput Drive Current OFF-State Output Current, HIGH Level Voltage Applied		ues are measur onditions A lax, I _{OH} = Max IV to 5.5V		Min 2.4 V _{CC} – 2	Тур 3.3	-1.2 0.5 0.1 20 -0.5 -112	ν ν ν μ μ
Electr rer recom symbol H L (Note 3) H	ical Characteristics mended operating free air temperatu Parameter Input Clamp Voltage HIGH Level Output Voltage LOW Level Output Voltage Input Current at Max Input Voltage HIGH Level Input Current LOW Level Input Current OVID Level Input Current OFF-State Output Current, HIGH Level Voltage Applied OFF-State Output Current,		Jes are measur Inditions A A Iax, I _{OH} = Max IV to 5.5V		Min 2.4 V _{CC} – 2	Тур 3.3	-1.2 0.5 0.1 20 -0.5 -112 50	\ \
er recorr	ical Characteristics mended operating free air temperatu Parameter Input Clamp Voltage HIGH Level Output Voltage LOW Level Output Voltage Input Current at Max Input Voltage HIGH Level Input Current LOW Level Input Current OVID Level Input Current OFF-State Output Current, HIGH Level Voltage Applied OFF-State Output Current, LOW Level Voltage Applied		Jes are measur nditions A lax, I _{OH} = Max SV to 5.5V /		Min 2.4 V _{CC} – 2	Typ 3.3 0.35	-1.2 0.5 0.1 20 -0.5 -112 50 -50	Un \ \ \ \ \ \ \ \ \ \ \ \ \

DM74AS874

International control Propagation Delay Time RL = 500Ω Clock Any Q 3 8.5 ns tpLH Propagation Delay Time RL = 50 pF Clock Any Q 3 8.5 ns tpHL Propagation Delay Time HIGH-to-LOW Level Output Clock Any Q 4 10.5 ns tpZH Output Enable Time To HIGH Level Output Any Q 2 7 ns tpZL Output Enable Time To LOW Level Output Output Control Any Q 3 10.5 ns tpHZ Output Disable Time from HIGH Level Output Output Control Any Q 2 6 ns tpLZ Output Disable Time from LOW Level Output Any Q 2 7.5 ns tpLZ Output Disable Time from LOW Level Output Any Q 2 7.5 ns tpLZ Output Disable Time from LOW Level Output Any Q 2 7.5 ns tpLZ Propagation Delay Time Propagation Delay Time Any Q 2 7.5 ns	Symbol	Parameter	Conditions	From	То	Min	Max	Uni
LOW-to-HIGH Level Output CL = 50 pF tpHL Propagation Delay Time HIGH-to-LOW Level Output tpZH Output Enable Time to HIGH Level Output tpZL Output Enable Time to LOW Level Output tpLz Output Disable Time from HIGH Level Output tpLz Output Disable Time from LOW Level Output tpLz Propagation Delay Time tpL Propagation Delay Time	f _{MAX}	Maximum Clock Frequency	V _{CC} = 4.5V to 5.5V			80	1	MH
High-to-LOW Level Output Clock Any Q 4 10.5 ns tpzH Output Enable Time to HIGH Level Output Output Control Any Q 2 7 ns tpzL Output Enable Time to LOW Level Output Output Control Any Q 2 7 ns tpzL Output Disable Time from HIGH Level Output Output Disable Time from HIGH Level Output Output Control Any Q 2 6 ns tpLz Output Disable Time from LOW Level Output Output Control Any Q 2 6 ns tpLz Output Disable Time from LOW Level Output Output Control Any Q 2 7.5 ns tpHL Propagation Delay Time Clear Any Q 4 11.5 ns	t _{PLH}		-	Clock	Any Q	3	8.5	ns
to HIGH Level Output output Control Any Q 2 7 ns tpzL Output Enable Time to LOW Level Output Output Control Any Q 3 10.5 ns tpHZ Output Disable Time from HIGH Level Output Output Disable Time from LOW Level Output Output Control Any Q 2 6 ns tpLZ Output Disable Time from LOW Level Output Output Control Any Q 2 6 ns tpLZ Propagation Delay Time Output Control Any Q 2 7.5 ns	t _{PHL}			Clock	Any Q	4	10.5	ns
to LOW Level Output Output Control Any Q 3 10.5 ns tPHZ Output Disable Time from HIGH Level Output Output Control Any Q 2 6 ns tPLZ Output Disable Time from LOW Level Output Output Control Any Q 2 6 ns tPLZ Output Disable Time from LOW Level Output Output Control Any Q 2 7.5 ns tPHL Propagation Delay Time Clear Any Q 4 11.5 ns	t _{PZH}			Output Control	Any Q	2	7	ns
Instruction Instruction Instruction from HIGH Level Output Output Control Any Q 2 6 ns tpLZ Output Disable Time from LOW Level Output Output Control Any Q 2 7.5 ns tpHL Propagation Delay Time Clear Any Q 4 11.5 ns	t _{PZL}			Output Control	Any Q	3	10.5	ns
Image: Marcol of the second	t _{PHZ}			Output Control	Any Q	2	6	ns
Clear Any Q 4 11.5 ns	t _{PLZ}	•		Output Control	Any Q	2	7.5	ns
	t _{PHL}	10,		Clear	Any Q	4	11.5	ns

