

June 1989 Revised November 1999

DM74LS257B 3-STATE Quad 2-Data Selectors/Multiplexers

General Description

These Schottky-clamped high-performance multiplexers feature 3-STATE outputs that can interface directly with data lines of bus-organized systems. With all but one of the common outputs disabled (at a high impedance state), the low impedance of the single enabled output will drive the bus line to a HIGH or LOW logic level. To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels, the output enable circuitry is designed such that the output disable times are shorter than the output enable times.

This 3-STATE output feature means that n-bit (paralleled) data selectors with up to 258 sources can be implemented

for data buses. It also permits the use of standard TTL registers for data retention throughout the system.

Features


- 3-STATE versions LS157 and LS158 with same pinouts
- Schottky-clamped for significant improvement in A-C performance
- Provides bus interface from multiple sources in high-performance systems
- Average propagation delay from data input 12 ns
- Typical power dissipation: 50 mW

Ordering Code:

Order Number	Package Number	Package Description				
DM74LS257BM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow				
DM74LS257BN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide				

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram




Function Table

		Output Y			
	Output Control	Select	Α	В	LS257
	Н	Х	Х	Х	Z
	L	L	L	Х	L
	L	L	Н	Х	Н
	L	Н	Х	L	L
	L	Н	Х	Н	Н
H = HI	GH Level	X = Don	t Care	•	•

Z = High Impedance (off)

Logic Diagram



Absolute Maximum Ratings(Note 1)

Input Voltage 7V
Operating Free Air Temperature Range 0°C to +70°C
Storage Temperature Range -65°C to 14500

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.75	5	5.25	V
V _{IH}	HIGH Level Input Voltage	2			V
V _{IL}	LOW Level Input Voltage			0.8	V
I _{OH}	HIGH Level Output Current			-2.6	mA
I _{OL}	LOW Level Output Current			24	mA
T _A	Free Air Operating Temperature	0		70	°C

DC Electrical Characteristics

Symbol	Parameter	Conditions		Min	Typ (Note 2)	Max	Units	
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	V	
V _{OH}	HIGH Level Output Voltage	V _{IL} = Max, V _{IH} = Min		2.4	3.1		V	
V _{OL}	LOW Level Output	V _{IL} = Max, V _{IH} = Min			0.35	0.5	V	
	Voltage	I _{OL} = 12 mA, V _{CC} = Min			0.25	0.4	V	
I	Input Current @ Max	V _{CC} = Max,	Select			0.2	mA	
	Input Voltage	$V_I = 7V$	Other			0.1	IIIA	
I _{IH}	HIGH Level Input	V _{CC} = Max,	Select			40	μА	
	Current	$V_I = 2.7V$	Other			20		
I _{IL}	LOW Level Input	V _{CC} = Max,	Select			-0.8	mA	
	Current	$V_I = 0.4V$	Other			-0.4	IIIA	
I _{OZH}	OFF-State Output Current with	$V_{CC} = Max, V_O = 2.7V$ $V_{IH} = Min, V_{IL} = Max$				20	μА	
	HIGH Level Output Voltage Applied					20		
I _{OZL}	OFF-State Output Current with	$V_{CC} = Max, V_O = 0.4V$			-20	μА		
	LOW Level Output Voltage Applied	$V_{IH} = Min, V_{IL} = Max$			-20			
Ios	Short Circuit Output Current	V _{CC} = Max (Note 3)		-20		-100	mA	
I _{CCH}	Supply Current with Outputs HIGH	V _{CC} = Max (Note 4)			5.9	10	mA	
I _{CCL}	Supply Current with Outputs LOW	V _{CC} = Max (Note 4)			9.2	16	mA	
I _{CCZ}	Supply Current with Outputs Disabled	V _{CC} = Max (Note 4)			12	19	mA	

Note 2: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 3: Not more than one output should be shorted at a time, and the duration should not exceed one second.


 $\textbf{Note 4:} \ \textbf{I}_{\texttt{CC}} \ \text{is measured with all outputs open and all possible inputs grounded, while achieving the stated output conditions.}$


Switching Characteristics

 $V_{CC} = 5V$ and $T_A = 25^{\circ}C$

100 11	Parameter		$RL = 667\Omega$				
Symbol		From (Input)	C _L = 45 pF		C _L = 150 pF		Units
		To (Output)	Min	Max	Min	Max	
t _{PLH}	Propagation Delay Time	Data to Output	18		27	ns	
	LOW-to-HIGH Level Output			10		21	115
t _{PHL}	Propagation Delay Time	Data to Output		18		27	ns
	HIGH-to-LOW Level Output	Data to Output					
t _{PLH}	Propagation Delay Time	Select to Output	20	20	28	35	ns
	LOW-to-HIGH Level Output			20			
t _{PHL}	Propagation Delay Time	Select to Output	35	25		42	ns
	HIGH-to-LOW Level Output				72	113	
t _{PZH}	Output Enable Time	Output Control to Y		15		27	ns
	to HIGH Level Output						
t _{PZL}	Output Enable Time	Output Control to Y		28		38	ns
	to LOW Level Output						
t _{PHZ}	Output Disable Time from	Output Control to Y	28			ns	
	HIGH Level Output (Note 5)	Catpat Control to 1		20			113
t _{PLZ}	Output Disable Time from	Output Control to Y		25	25		ns
	LOW Level Output (Note 5)	Culput Control to 1		25			113

Note 5: C_L = 5 pF





16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow Package Number M16A

N16E (REV F)

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) $\frac{0.740 - 0.780}{(18.80 - 19.81)}$ 0.090 (2.286) 16 15 14 13 12 11 10 9 16 T5 T INDEX AREA 0.250 ± 0.010 (6.350 ± 0.254) PIN NO. 1 IDENT PIN NO. 1 2 3 4 5 6 7 8 1 2 _ IDEN1 OPTION 01 OPTION 02 0.065 (1.651) $\frac{0.130 \pm 0.005}{(3.302 \pm 0.127)}$ 0.060 0.300 - 0.320 (1.524) TYP 4º TYP OPTIONAL (3.683 - 5.080)95° ± 5° 0.008 = 0.016 (0.203 = 0.406) TYP 90° ± 4° TYF 0.020 $\frac{0.280}{(7.112)}$ 0.125 - 0.150 (3.175 - 3.810) 0.030 ± 0.015 (0.762 ± 0.381)

16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N16E

0.100 ± 0.010 (2.540 ± 0.254) TYP

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

0.014 = 0.023 (0.356 = 0.584) TYP

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

MIN

(0.325 **+**0.040 **-**0.015

(8.255 **+**1.016 **-**0.381

www.fairchildsemi.com