

## Functional Description

The DM74LS299 contains eight edge-triggered D-type flipflops and the interstage logic necessary to perform synchronous shift left, shift right, parallel load and hold operations. The type of operation is determined by the S0 and S1, as shown in the Mode Select Table. All flip-flop outputs are brought out through 3-STATE buffers to separate I/O pins that also serve as data inputs in the parallel load mode. Q0 and Q7 are also brought out on other pins for expansion in serial shifting of longer words.
A LOW signal on $\overline{M R}$ overrides the Select and CP inputs and resets the flip-flops. All other state changes are initiated by the rising edge of the clock. Inputs can change when the clock is in either state provided only that the recommended setup and hold times, relative to the rising edge of CP, are observed.
A HIGH signal on either $\overline{\mathrm{OE}} 1$ or $\overline{\mathrm{OE}} 2$ disables the 3-STATE buffers and puts the I/O pins in the high impedance state. In this condition the shift, hold, load and reset operations can still occur. The 3-STATE buffers are also disabled by HIGH signals on both S0 and S1 in preparation for a parallel load operation.

## Logic Diagram

## Mode Select Table

| Inputs |  |  |  | Response |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { MR }}$ | S1 | So | CP |  |
| L | X | X | X | Asynchronous Reset; Q0-Q7 = LOW |
| H | H | H | $\sim$ | Parallel Load; $1 / \mathrm{O}_{\mathrm{n}} \rightarrow \mathrm{Q}_{\mathrm{n}}$ |
| H | L | H | - | Shift Right; $\mathrm{D}_{\text {S } 0} \rightarrow \mathrm{Q0}, \mathrm{Q0} \rightarrow \mathrm{Q} 1$, etc. |
| H | H | L | $\sim$ | Shift Left; $\mathrm{D}_{\text {S }} \rightarrow$ Q7, Q7 $\rightarrow$ Q6, etc. |
| H | L | L | X | Hold |

H = HIGH Voltage Level
L = LOW Voltage Level
$\mathrm{X}=$ Immaterial
$\tau=$ LOW-to-HIGH Clock (CP) Transition


## Absolute Maximum Ratings(Note 1)

| Supply Voltage | 7 V |
| :--- | ---: |
| Input Voltage | 7 V |
| Operating Free Air Temperature Range | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

## Recommended Operating Conditions

| Symbol | Parameter | Min | Nom | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{V}_{\text {CC }}}$ | Supply Voltage | 4.75 | 5 | 5.25 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH Level Input Voltage | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | LOW Level Input Voltage |  |  | 0.8 | V |
| $\overline{\mathrm{l}_{\mathrm{OH}}}$ | HIGH Level Output Current |  |  | -0.4 | mA |
|  |  |  |  | -2.6 | mA |
| IOL | LOW Level Output Current |  |  | 8 | mA |
|  |  |  |  | 24 | mA |
| $\mathrm{T}_{\text {A }}$ | Free Air Operating Temperature | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time HIGH or LOW S0 or S1 to CP | $\begin{aligned} & 24 \\ & 24 \end{aligned}$ |  |  | ns |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{H}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{H}}(\mathrm{~L}) \end{aligned}$ | Hold Time HIGH or LOW S0 or S1 to CP | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  |  | ns |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time HIGH or LOW $1 / \mathrm{O}_{\mathrm{n}}, \mathrm{D}_{\mathrm{S} 0}, \mathrm{D}_{\mathrm{S} 7}$ to CP | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ |  |  | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{H}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{H}}(\mathrm{~L}) \end{aligned}$ | Hold Time HIGH or LOW $\mathrm{I} / \mathrm{O}_{\mathrm{n}}, \mathrm{D}_{\mathrm{S} 0}, \mathrm{D}_{\mathrm{S} 7} \text { to } \mathrm{CP}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  |  | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{W}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{w}}(\mathrm{~L}) \\ & \hline \end{aligned}$ | CP Pulse Width HIGH or LOW | $\begin{aligned} & 15 \\ & 15 \\ & \hline \end{aligned}$ |  |  | ns |
| $\mathrm{t}_{\mathrm{w}}(\mathrm{L})$ | $\overline{\text { MR Pulse Width LOW }}$ | 15 |  |  | ns |
| $\mathrm{t}_{\text {REC }}$ | Recovery Time $\overline{\mathrm{MR}}$ to CP | 10 |  |  | ns |

## Electrical Characteristics

| Symbol | Parameter | Conditions |  | Min |  | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{I}}=-18 \mathrm{~mA}$ |  |  |  | -1.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | HIGH Level Output Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OH}}=\mathrm{Max} \\ & \mathrm{~V}_{\mathrm{IL}}=\mathrm{Max} \end{aligned}$ | Q0, Q7 | 2.7 | 3.4 |  | V |
|  |  |  | I/O0-l/O7 | 2.4 |  |  |  |
| $\overline{\mathrm{V}} \mathrm{OL}$ | LOW Level Output Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OL}}=\mathrm{Max} \\ & \mathrm{~V}_{\mathrm{IH}}=\mathrm{Min} \end{aligned}$ |  |  | 0.35 | 0.5 | V |
|  |  | $\mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$ |  |  | 0.25 | 0.4 |  |
| I | Input Current @ Max Input Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} \\ & \mathrm{~V}_{\mathrm{I}}=7 \mathrm{~V} \end{aligned}$ |  |  |  | 0.1 | mA |
|  |  |  |  |  |  | 0.2 | mA |
| $\overline{I_{\mathrm{IH}}}$ | HIGH Level Input Current | $\mathrm{V}_{\mathrm{CC}}=\operatorname{Max}, \mathrm{V}_{\mathrm{I}}=2.7 \mathrm{~V}$ | Sn |  |  | 40 | $\mu \mathrm{A}$ |
|  |  |  | Inputs |  |  | 20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}$ | LOW Level Input Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{I}}=0.4 \mathrm{~V}$ | Sn |  |  | -0.8 | mA |
|  |  |  | Inputs |  |  | -0.4 | mA |
| los | Short Circuit | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} \\ & \text { (Note 3) } \\ & \hline \end{aligned}$ | $\mathrm{Q}_{0}, \mathrm{Q}_{7}$ | -20 |  | -100 | mA |
|  | Output Current |  | $\mathrm{l} / \mathrm{O}_{0}-\mathrm{l} / \mathrm{O}_{7}$ | -30 |  | -130 |  |
| $\mathrm{I}_{\mathrm{CC}}$ | Supply Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \overline{\mathrm{OE}}=4.5 \mathrm{~V}$ |  |  |  | 60 | mA |
| $\mathrm{l}_{\text {OZH }}$ | 3-STATE Output Off Current HIGH | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} \\ & \mathrm{~V}_{\mathrm{O}}=2.7 \mathrm{~V} \end{aligned}$ |  |  |  | 40 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {OzL }}$ | 3-STATE Output Off Current Low | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max} \\ & \mathrm{~V}_{\mathrm{O}}=0.4 \mathrm{~V} \end{aligned}$ |  |  |  | -400 | $\mu \mathrm{A}$ |

Note 2: All typicals are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Note 3: Not more than one output should be shorted at a time, and the duration should not exceed one second.

## Switching Characteristics

$\mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$

| Symbol | Parameter | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ & \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \end{aligned}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |
| $\mathrm{f}_{\text {MAX }}$ | Maximum Input Frequency | 35 |  | MHz |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay CP to Q0 or Q7 |  | $\begin{aligned} & 26 \\ & 28 \end{aligned}$ | ns |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay CP to $I / O_{n}$ |  | $\begin{aligned} & 25 \\ & 35 \end{aligned}$ | ns |
| $\mathrm{t}_{\text {PHL }}$ | Propagation Delay $\overline{\mathrm{MR}}$ to Q0 or Q7 |  | 28 | ns |
| $\mathrm{t}_{\text {PHL }}$ | Propagation Delay $\overline{\mathrm{MR}}$ to $\mathrm{I} / \mathrm{O}_{\mathrm{n}}$ |  | 35 | ns |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{PZH}} \\ & \mathrm{t}_{\mathrm{PZL}} \end{aligned}$ | Output Enable Time |  | $\begin{aligned} & 18 \\ & 25 \end{aligned}$ | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PHZ}} \\ & \mathrm{t}_{\mathrm{PLLZ}} \end{aligned}$ | Output Disable Time |  | $\begin{aligned} & 15 \\ & 20 \end{aligned}$ | ns |

Physical Dimensions inches (millimeters) unless otherwise noted

20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide Package Number M20B
DM74LS299 8-Input Universal Shift/Storage Register with Common Parallel I/O Pins

Physical Dimensions inches (milimeters) unless othervise noted (Continued)


20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.
www.fairchildsemi.com
