#### FAIRCHILD

SEMICONDUCTOR

#### DM74LS390 Dual 4-Bit Decade Counter

#### **General Description**

Each of these monolithic circuits contains eight masterslave flip-flops and additional gating to implement two individual four-bit counters in a single package. The DM74LS390 incorporates dual divide-by-two and divideby-five counters, which can be used to implement cycle lengths equal to any whole and/or cumulative multiples of 2 and/or 5 up to divide-by-100. When connected as a bi-quinary counter, the separate divide-by-two circuit can be used to provide symmetry (a square wave) at the final output stage. The DM74LS390 has parallel outputs from each counter stage so that any submultiple of the input count frequency is available for system-timing signals.

#### August 1986 Revised March 2000

# DM74LS390 Dual 4-Bit Decade Counter

#### **Ordering Code:**

Order Number	Package Number	Package Description			
DM74LS390M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow			
DM74LS390N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide			
Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.					

**Features** 

tation

Dual version of the popular DM74LS90

provide dual  $\div$  2 and  $\div$  5 counters

Direct clear for each 4-bit counter

■ DM74LS390...individual clocks for A and B flip-flops


Dual 4-bit version can significantly improve system den-

■ Buffered outputs reduce possibility of collector commu-

sities by reducing counter package count by 50%

■ Typical maximum count frequency...35 MHz

#### **Connection Diagram**



© 2000 Fairchild Semiconductor Corporation DS006433

## DM74LS390

#### **Function Tables**

#### **BCD Count Sequence**

(Each Counter) (Note 1)

Count	Outputs					
Count	Q <sub>D</sub>	Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>		
0	L	L	L	L		
1	L	L	L	Н		
2	L	L	Н	L		
3	L	L	Н	н		
4	L	н	L	L		
5	L	Н	L	н		
6	L	н	н	L		
7	L	Н	Н	н		
8	н	L	L	L		
9	н	L	L	н		

	•				
Count Outputs					
Count	Q <sub>A</sub>	Q <sub>D</sub>	Q <sub>C</sub>	QB	
0	L	L	L	L	
1	L	L	L	н	
2	L	L	Н	L	
3	L	L	Н	н	
4	L	Н	L	L	
5	Н	L	L	L	
6	н	L	L	н	
7	Н	L	н	L	
8	н	L	н	н	
9	Н	Н	L	L	

(Each Counter) (Note 2)


Bi-Quinary (5-2)

H = HIGH Level L = LOW Level

Note 1: Output  $Q_A$  is connected to input B for BCD count.

Note 2: Output  $Q_D$  is connected to input A for Bi-quinary count.

#### Logic Diagram



### Absolute Maximum Ratings(Note 3)

Supply Voltage	7V
Input Voltage	
Clear	7V
A or B	5.5V
Operating Free Air Temperature Range	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature Range	–65°C to +150°C

Note 3: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

## DM74LS390

#### **Recommended Operating Conditions**

Symb	ol Para	Parameter		Min	Nom	Max		Units	
/cc	Supply Voltage	Supply Voltage		4.75	5	5.25		V	
V <sub>IH</sub>	HIGH Level Input Vol	HIGH Level Input Voltage		2				V	
V <sub>IL</sub>	LOW Level Input Volt	age				0.8		V	
он	HIGH Level Output C	urrent				-0.4		mA	
OL	LOW Level Output C	urrent				8		mA	
CLK	Clock Frequency (No	te 4)	A to Q <sub>A</sub>	0		25		MHz	
			B to Q <sub>B</sub>	0		20			
CLK	Clock Frequency (No	te 5)	A to Q <sub>A</sub>	0		20		MU-	
				0		15		MHz	
t <sub>W</sub>	Pulse Width (Note 4)		A	20					
				25				ns	
			Clear HIGH	20					
REL	Clear Release Time	Clear Release Time (Note 6)(Note 7)						ns	
Τ <sub>Α</sub>	Free Air Operating Te	Free Air Operating Temperature		0		70		°C	
Note 6: The Note 7: T <sub>A</sub> =	= 50 pF, $R_L = 2 k\Omega$ , $T_A = 25^{\circ}C$ and $V_C$ symbol ( $\downarrow$ ) indicates the falling edge = 25^{\circ}C and $V_{CC} = 5V$ .	of the clea							
Symbol	mended operating free air temper	ature rang	ge (uniess otnerw Conditio		Min	Тур	Max	Uni	
Symbol	Farameter		Conditio	JIIS	WITT	(Note 8)	IVIAX	Uni	
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	V		
/ <sub>ОН</sub>	HIGH Level	00 011			2.7	3.4		V	
	Output Voltage	$V_{IL} = Max, V_{IH} = Min$							
/ <sub>OL</sub>	LOW Level Output Voltage	V <sub>IL</sub> = Ma	lin, I <sub>OL</sub> = Max ax, V <sub>IH</sub> = Min			0.35	0.5	v	
		I <sub>OL</sub> = 4 I	mA, V <sub>CC</sub> = Min			0.25	0.4		
			lax, V <sub>I</sub> = 7V						

Symbol	Parameter	Conditions		Min	Typ (Note 8)	Мах	Units	
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$			-1.5	V		
V <sub>ОН</sub>	HIGH Level	V <sub>CC</sub> = Min, I <sub>OH</sub> = Max	2.7	3.4		v		
	Output Voltage	V <sub>IL</sub> = Max, V <sub>IH</sub> = Min	$V_{IL} = Max, V_{IH} = Min$				, v	
V <sub>OL</sub>	LOW Level	$V_{CC} = Min, I_{OL} = Max$			0.35	0.5		
	Output Voltage	$V_{IL} = Max, V_{IH} = Min$		0.00	0.5	V		
		$I_{OL} = 4 \text{ mA}, V_{CC} = Min$		0.25	0.4			
l <sub>l</sub>	Input Current @ Max	V <sub>CC</sub> = Max, V <sub>I</sub> = 7V	Clear			0.1		
	Input Voltage	V <sub>CC</sub> = Max	А			0.2	mA	
		$V_{I} = 5.5V$	В			0.4		
I <sub>IH</sub>	HIGH Level	V <sub>CC</sub> = Max	Clear			20		
	Input Current	$V_1 = 2.7V$	A			40	μΑ	
			В			80	1	
IIL	LOW Level	$V_{CC} = Max, V_I = 0.4V$	Clear			-0.4		
	Input Current		A			-1.6	mA	
			В			-2.4	1	
I <sub>OS</sub>	Short Circuit Output Current	V <sub>CC</sub> = Max (Note 9)		-20		-100	mA	
I <sub>CC</sub>	Supply Current	V <sub>CC</sub> = Max (Note 10)			15	26	mA	

Note 8: All typicals are at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ .

Note 9: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 10: I<sub>CC</sub> is measured with all outputs OPEN, both CLEAR inputs grounded following momentary connection to 4.5 and all other inputs grounded.

0
റ
ŝ
S
4
Ň
5
5

#### **Switching Characteristics** at $V_{CC} = 5V$ and $T_A = 25^\circ C$ $\mathbf{R}_{\mathbf{L}} = \mathbf{2} \mathbf{k} \Omega$ C<sub>L</sub> = 15 pF $C_L = 50 \text{ pF}$ Symbol Parameter From (Input) Units To (Output) Min Max Min Max f<sub>MAX</sub> Maximum Clock A to $Q_A$ 25 20 MHz 20 15 B to $\mathrm{Q}_{\mathrm{B}}$ Frequency t<sub>PLH</sub> Propagation Delay Time A to Q<sub>A</sub> 20 24 ns LOW-to-HIGH Level Output t<sub>PHL</sub> Propagation Delay Time 30 A to $\mathbf{Q}_{\mathsf{A}}$ 20 ns HIGH-to-LOW Level Output t<sub>PLH</sub> Propagation Delay Time A to $\mathsf{Q}_\mathsf{C}$ 60 81 ns LOW-to-HIGH Level Output Propagation Delay Time t<sub>PHL</sub> A to $\mathsf{Q}_\mathsf{C}$ 60 81 ns HIGH-to-LOW Level Output t<sub>PLH</sub> Propagation Delay Time B to Q<sub>B</sub> 21 27 ns LOW-to-HIGH Level Output t<sub>PHL</sub> Propagation Delay Time B to Q<sub>B</sub> 21 33 ns HIGH-to-LOW Level Output Propagation Delay Time t<sub>PLH</sub> B to $Q_{C}$ 39 51 ns LOW-to-HIGH Level Output Propagation Delay Time t<sub>PHL</sub> B to $\mathrm{Q}_{\mathrm{C}}$ 39 54 ns HIGH-to-LOW Level Output Propagation Delay Time t<sub>PLH</sub> B to Q<sub>D</sub> 21 27 ns LOW-to-HIGH Level Output Propagation Delay Time t<sub>PHL</sub> B to Q<sub>D</sub> 21 33 ns HIGH-to-LOW Level Output t<sub>PHL</sub> Propagation Delay Time Clear to Any Q 39 45 ns HIGH-to-LOW Level Output

