# FAIRCHILD

SEMICONDUCTOR TM

# DM74S174 • DM74S175 Hex/Quad D Flip-Flop with Clear

### **General Description**

These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. All have a direct clear input, and the quad (DM74S175) versions feature complementary outputs from each flip-flop.

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the HIGH or LOW level, the D input signal has no effect at the output.

### Features

DM74S174 contain six flip-flops with single-rail outputs.
DM74S175 contain four flip-flops with double-rail out-

August 1986


Revised April 2000


- puts.
- Buffered clock and direct clear inputs
- Individual data input to each flip-flop
- Applications include: Buffer/storage registers Shift registers
  - Pattern generators
- Typical clock frequency 110 MHz
- Typical power dissipation per flip-flop 75mW

### **Ordering Code:**

Order Number	Package Number	Package Description
DM74S174N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
DM74S175N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

### **Connection Diagrams**





© 2000 Fairchild Semiconductor Corporation DS006472


# DM74S174 • DM74S175


### Function Table (Each Flip-Flop)

Inputs			Outputs		
Clear	Clock	D	Q	Q (Note 1)	
L	Х	Х	L	Н	
н	$\uparrow$	н	н	L	
н	<u>↑</u>	L	L	н	
н	L	х	Q <sub>0</sub>	$\overline{Q}_0$	

 $\label{eq:constraint} \begin{array}{c|c|c|c|c|} \hline H = HIGH \mbox{ Level (steady state)} \\ L = LOW \mbox{ Level (steady state)} \\ X = Don't \mbox{ Care} \\ \uparrow = \mbox{ Transition from LOW-to-HIGH level} \\ Q_0 = \mbox{ The level of Q before the indicated steady-state input conditions were established.} \end{array}$ Note 1: DM74S175 only.

## **Logic Diagrams**





### Absolute Maximum Ratings(Note 2)

Supply Voltage	7V
Input Voltage	5.5V
Operating Free Air Temperature Range	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature Range	-65°C to +150°C

Note 2: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

# **Recommended Operating Conditions**

oltage /el Input Voltage el Input Voltage /el Output Current el Output Current	4.75 2	5	5.25	
el Input Voltage rel Output Current el Output Current	2			V
el Output Current				V
el Output Current			0.8	V
			-1	mA
(1.1			20	mA
quency (Note 3)	0	110	75	MHz
quency (Note 4)	0	90	65	MHz
th Clock	7			
Clear	10			
dth Clock	9			ns
Clear	12			1
Data Setup Time (Note 3)				ns
Data Setup Time (Note 4)				
Data Hold Time (Note 3)				ns
Data Hold Time (Note 4)				
Clear Release Time (Note 3)				ns
Clear Release Time (Note 4)				
Operating Temperature	0		70	°C
	Clock   Clear   Uth Clock   Clear   up Time (Note 3)   up Time (Note 4)   1 Time (Note 3)   1 Time (Note 4)   ease Time (Note 3)   ease Time (Note 3)   ease Time (Note 4)   Deperating Temperature	Clock     7       Clear     10       Clock     9       Clear     12       up Time (Note 3)     5       up Time (Note 4)     7       1 Time (Note 3)     3       1 Time (Note 4)     5       ease Time (Note 3)     5       ease Time (Note 4)     7       Operating Temperature     0	Clock     7       Clear     10       tth     Clock     9       clear     12       up Time (Note 3)     5       up Time (Note 3)     3       t Time (Note 3)     3       t Time (Note 4)     5       ease Time (Note 3)     5       ease Time (Note 4)     7       Operating Temperature     0	Clock     7       Clear     10       tth     Clock     9       clear     12       up Time (Note 3)     5       up Time (Note 4)     7       1 Time (Note 3)     3       1 Time (Note 4)     5       ease Time (Note 3)     5       ease Time (Note 4)     7

DM74S174 • DM74S175

175
M74S
74 • D
4S17
DM7

### **Electrical Characteristics**

over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 5)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 mA$			-1.2	V
V <sub>OH</sub>	HIGH Level	V <sub>CC</sub> = Min, I <sub>OH</sub> = Max	2.7	3.4		V
	Output Voltage	V <sub>IL</sub> = Max, V <sub>IH</sub> = Min	2.1			v
V <sub>OL</sub>	LOW Level	V <sub>CC</sub> = Min, I <sub>OL</sub> = Max			0.5	V
	Output Voltage	$V_{IH} = Min, V_{IL} = Max$			0.0	v
l <sub>l</sub>	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA
IIH	HIGH Level Input Current	$V_{CC} = Max, V_I = 2.7V$			50	μΑ
I <sub>IL</sub>	LOW Level Input Current	V <sub>CC</sub> = Max, V <sub>I</sub> = 0.5V			-2	mA
I <sub>OS</sub>	Short Circuit Output Current	V <sub>CC</sub> = Max (Note 6)	-40		-100	mA
I <sub>CC</sub>	Supply Current (DM74S174)	V <sub>CC</sub> = Max (Note 7)		90	144	mA
I <sub>CC</sub>	Supply Current (DM74S175)	V <sub>CC</sub> = Max (Note 7)		60	96	mA

Note 5: All typicals are at  $V_{CC}=5V,\,T_A=25^\circ C.$ 


Note 6: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 7: With all outputs OPEN and 4.5V applied to all DATA and CLEAR inputs, I<sub>CC</sub> is measured after a momentary ground, then 4.5V applied to the CLOCK input.

# **Switching Characteristics**

at  $V_{CC}$  = 5V and  $T_A$  = 25°C

	Parameter				Units		
Symbol		From (Input)	C <sub>L</sub> = 15 pF			C <sub>L</sub> = 50 pF	
		To (Output)	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency		75		65		MHz
t <sub>PLH</sub>	Propagation Delay Time	Clock to Output	12	12		15	ns
	LOW-to-HIGH Level Output	Clock to Output		12			113
t <sub>PHL</sub>	Propagation Delay Time	Clock to Output		17		21	ns
	HIGH-to-LOW Level Output	Clock to Output					110
t <sub>PLH</sub>	Propagation Delay Time	Clear to $\overline{Q}$	15	15		18	ns
	LOW-to-HIGH Level Output (DM74S175 Only)	Clear to Q		15		10	115
t <sub>PHL</sub>	Propagation Delay Time	Clear to Q	22	22	22	23	ns
	HIGH-to-LOW Level Output	Cical IO Q		~~~			115



www.fairchildsemi.com

5