FAIRCHILD

SEMICONDUCTOR


DM9328 Dual 8-Bit Shift Register

General Description

The DM9328 is a high speed serial storage element providing 16 bits of storage in the form of two 8-bit registers. The multifunctional capability of this device is provided by several features: 1) additional gating is provided at the input to both shift registers so that the input is easily multiplexed between two sources; 2) the clock of each register may be provided separately or together; 3) both the true and complementary outputs are provided from each 8-bit register, and both registers may be master cleared from a common input.

Ordering Code:

Order Number	Package Number	Package Description
DM9328N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide



October 1988 Revised February 2000 DM9328 Dual 8-Bit Shift Register

www.fairchildsemi.com

Functional Description

The two 8-bit shift registers have a common clock input (pin 9) and separate clock inputs (pins 10 and 7). The clocking of each register is controlled by the OR function of the separate and the common clock input. Each register is composed of eight clocked RS master/slave flip-flops and a number of gates. The clock OR gate drives the eight clock inputs of the flip-flops in parallel. When the two clock inputs (the separate and the common) to the OR gate are LOW, the slave latches are steady, but data can enter the master latches via the R and S input. During the first LOW-to-HIGH transition of either, or both simultaneously, of the two clock inputs, the data inputs (R and S) are inhibited so that a later change in input data will not affect the master; then the now trapped information in the master is transferred to the slave. When the transfer is complete, both the master and the slave are steady as long as either or both clock inputs remain HIGH. During the HIGH-to-LOW transition of the last remaining HIGH clock input, the transfer path from master to slave is inhibited first, leaving the slave steady in its present state. The data inputs (R and S) are enabled so that new data can enter the master. Either of the clock inputs can be used as clock inhibit inputs by applying a logic HIGH signal. Each 8-bit shift register has a 2-input

multiplexer in front of the serial data input. The two data inputs D0 and D1 are controlled by the data select input (S) following the Boolean expression:

Serial data in: $S_D = SD0 + SD1$

An asynchronous master reset is provided which, when activated by a LOW logic level, will clear all 16 stages independently of any other input signal.


Shift Select Table

INPUTS			OUTPUT
S	S D0 D1		Q7 (t _{n + 8})
L	L	Х	L
L	н	Х	н
Н	Х	L	L
н	Х	н	н

H = HIGH Voltage Level L = LOW Voltage Level

L = LOW Volta X = Immaterial

n + 8 = indicates state after eight clock pulse



Absolute Maximum Ratings(Note 1)

Supply Voltage	7V
Input Voltage	5.5V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	–65°C to +150°C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

DM9328

Recommended Operating Conditions

Symbo	ol Parameter		Min	Nom	Max		Units	
′cc	Supply Voltage		4.75	5	5.25		V	
ін	HIGH Level Input Voltage		2				V	
IL	LOW Level Input Voltage				0.8		V	
ЭН	HIGH Level Output Current				-0.4		mA	
CL	LOW Level Output Current				16		mA	
A	Free Air Operating Tempera	ture	0		70		°C	
, (H)	Setup Time HIGH or LOW		20				ns	
(L) D _n to CP			20				115	
(H)	Hold Time HIGH or LOW		0					
(L)) D _n to CP		0				ns	
, (H)			25					
, (L)	HIGH or LOW		25				ns	
_v (L)			30				ns	
_v (L)	MR Pulse Width with CP LC	W	40				ns	
REC Recovery Time MR to CP			33				ns	
	rical Characteristics	una Danana (l	Inland Otherwise Nate	-1)				
	mmended Operating Free Air Temperate Parameter	ure Range (L	Unless Otherwise Note	d) Min	Тур	Max	Units	
Over Recon	mmended Operating Free Air Temperati Parameter		Conditions		Typ (Note 2)			
Over Recon Symbol	mmended Operating Free Air Temperati	V _{CC} = Mir	Conditions n, $I_I = -12 \text{ mA}$			Max -1.5	Unit: V	
Over Recon	mmended Operating Free Air Temperating Parameter Input Clamp Voltage HIGH Level	V _{CC} = Mir V _{CC} = Mir	Conditions h, $I_I = -12 \text{ mA}$ h, $I_{OH} = Max$					
Dver Recon Symbol	mmended Operating Free Air Temperatin Parameter Input Clamp Voltage	$V_{CC} = Mir$ $V_{CC} = Mir$ $V_{IL} = Max$	Conditions h, $I_I = -12 \text{ mA}$ h, $I_{OH} = Max$	Min	(Note 2)	-1.5	VVV	
Dver Recol Symbol	Mended Operating Free Air Temperating Parameter Input Clamp Voltage HIGH Level Output Voltage	$V_{CC} = Mir$ $V_{CC} = Mir$ $V_{IL} = Max$	Conditions h, $I_1 = -12 \text{ mA}$ h, $I_{OH} = Max$ h, $I_{OL} = Max$	Min	(Note 2)		V	
Dver Recol Symbol	Minimended Operating Free Air Temperating Parameter Input Clamp Voltage HIGH Level Output Voltage LOW Level	$V_{CC} = Mir$ $V_{CC} = Mir$ $V_{IL} = Max$ $V_{CC} = Mir$ $V_{IH} = Min$ $V_{CC} = Max$	Conditions n, $I_{I} = -12 \text{ mA}$ n, $I_{OH} = Max$ in, $I_{OL} = Max$ x, $V_{I} = 5.5V$	Min	(Note 2)	-1.5	VVV	
Dver Recol Symbol	mmended Operating Free Air Temperati Parameter Input Clamp Voltage HIGH Level Output Voltage LOW Level Output Voltage	$V_{CC} = Mir$ $V_{IL} = Max$ $V_{CC} = Mir$ $V_{IL} = Max$ $V_{CC} = Mir$ $V_{IH} = Min$ $V_{CC} = Ma$ $V_{CC} = Ma$	Conditions n, $I_{I} = -12 \text{ mA}$ n, $I_{OH} = Max$ an, $I_{OL} = Max$ x, $V_{I} = 5.5V$ x, $V_{I} = 5.4V$	Min	(Note 2)	-1.5	V V V	
Dver Recol Symbol	Input Clamp Voltage IGW Level Output Voltage IOW Level Output Voltage IDW Level Output Voltage Input Current @ Max Input Voltage	$\label{eq:Vcc} \begin{array}{c} V_{CC} = Mir \\ V_{CC} = Mir \\ V_{IL} = Max \\ V_{CC} = Mir \\ V_{IH} = Min \\ V_{CC} = Ma \\ \\ \overline{V_{CC}} = Ma \\ \\ \hline \overline{MR}, D_{n} In \end{array}$	Conditions n, $I_{I} = -12 \text{ mA}$ n, $I_{OH} = Max$ an, $I_{OL} = Max$ x, $V_1 = 5.5V$ x, $V_1 = 5.5V$ y, $V_1 = 2.4V$	Min	(Note 2)	-1.5 0.4 1 40	V V V	
Dver Recol Symbol	mmended Operating Free Air Temperati Parameter Input Clamp Voltage HIGH Level Output Voltage LOW Level Output Voltage Input Current @ Max Input Voltage HIGH Level	$\label{eq:V_CC} \begin{split} & V_{CC} = Mir\\ & V_{CC} = Mir\\ & V_{IL} = Max\\ & V_{CC} = Mir\\ & V_{IH} = Min\\ & V_{CC} = Ma\\ & \hline & V_{CC} = Ma\\ & \hline & \hline & MR, D_n In\\ & \hline & CP Inputs \end{split}$	Conditions n, $I_{I} = -12 \text{ mA}$ n, $I_{OH} = Max$ an, $I_{OL} = Max$ x, $V_1 = 5.5V$ x, $V_1 = 5.5V$ y, $V_1 = 2.4V$	Min	(Note 2)	-1.5 0.4 1 40 60	V V V	
Dver Recol Symbol ′́і ′́он	mmended Operating Free Air Temperati Parameter Input Clamp Voltage HIGH Level Output Voltage LOW Level Output Voltage Input Current @ Max Input Voltage HIGH Level	$\label{eq:V_CC} \begin{split} & V_{CC} = Mir\\ & V_{CC} = Mir\\ & V_{IL} = Max\\ & V_{CC} = Mir\\ & V_{IH} = Min\\ & V_{CC} = Ma\\ & \hline & V_{CC} = Ma\\ & \hline & MR, D_n In\\ & \hline & CP Inputs\\ & \hline & S Inputs \end{split}$	Conditions n, $I_{I} = -12 \text{ mA}$ n, $I_{OH} = Max$ m, $I_{OL} = Max$ x, $V_1 = 5.5V$ x, $V_1 = 5.5V$ y, $V_1 = 2.4V$ uputs	Min	(Note 2)	-1.5 0.4 1 40 60 80	V V V mA	
Dver Recoi Symbol 1 бон н	mmended Operating Free Air Temperati Parameter Input Clamp Voltage HIGH Level Output Voltage LOW Level Output Voltage Input Current @ Max Input Voltage HIGH Level Input Current	$\label{eq:V_CC} \begin{split} & V_{CC} = Mir\\ & V_{CC} = Mir\\ & V_{IL} = Max\\ & V_{CC} = Mir\\ & V_{IH} = Min\\ & V_{CC} = Ma\\ & \hline & V_{CC} = Ma\\ & \hline & MR, D_n In\\ & CP Inputs\\ & S Inputs\\ & CP (COM\\ \end{split}$	Conditions n, $I_{I} = -12 \text{ mA}$ n, $I_{OH} = Max$ m, $I_{OL} = Max$ x, $V_{I} = 5.5V$ x, $V_{I} = 5.5V$ x, $V_{I} = 2.4V$ uputs	Min	(Note 2)	-1.5 0.4 1 40 60 80 120	V V V mA	
Dver Recoi Symbol 1 бон н	mmended Operating Free Air Temperative Parameter Input Clamp Voltage HIGH Level Output Voltage LOW Level Output Voltage Input Current @ Max Input Voltage HIGH Level Input Current LOW Level LOW Level	$\label{eq:V_CC} \begin{split} & V_{CC} = Mir\\ & V_{CC} = Mir\\ & V_{IL} = Max\\ & V_{CC} = Mir\\ & V_{IH} = Min\\ & V_{CC} = Ma\\ & \hline & V_{CC} = Ma\\ & \hline & MR, D_n In\\ & CP Inputs\\ & S Inputs\\ & CP (COM\\ & V_{CC} = Ma\\ \end{split}$	Conditions n, $I_{I} = -12 \text{ mA}$ n, $I_{OH} = Max$ a, $I_{OL} = Max$ x, $V_{I} = 5.5V$ x, $V_{I} = 5.5V$ x, $V_{I} = 2.4V$ uputs y, $V_{I} = 0.4V$	Min	(Note 2)	-1.5 0.4 1 40 60 80	V V V mA	
Over Reco	mmended Operating Free Air Temperati Parameter Input Clamp Voltage HIGH Level Output Voltage LOW Level Output Voltage Input Current @ Max Input Voltage HIGH Level Input Current	$\label{eq:V_CC} \begin{split} & V_{CC} = Mir\\ & V_{CC} = Mir\\ & V_{IL} = Max\\ & V_{CC} = Mir\\ & V_{IH} = Min\\ & V_{CC} = Ma\\ & \hline & V_{CC} = Ma\\ & \hline & MR, D_n In\\ & CP Inputs\\ & S Inputs\\ & CP (COM\\ \end{split}$	Conditions n, $I_{I} = -12 \text{ mA}$ n, $I_{OH} = Max$ a, $I_{OH} = Max$ x, $V_{I} = 5.5V$ x, $V_{I} = 5.5V$ x, $V_{I} = 2.4V$ uputs y, $V_{I} = 0.4V$ uputs	Min	(Note 2)	-1.5 0.4 1 40 60 80 120	V V V mA	

 $\label{eq:lcc} I_{CC} & Supply Current \\ \ensuremath{\text{Note 2: All typicals are at V}_{CC} = 5V, \ensuremath{ T_A} = 25^\circ C. \\ \ensuremath{\mathbb{C}}$

IOS

Note 3: Not more than one output should be shorted at a time.

Short Circuit Output Current

mΑ

mΑ

-3.2

-4.8

-70

77

-20

S Inputs

V_{CC} = Max


CP (COM) Input

V_{CC} = Max (Note 3)

ω	
Ñ	
3	
ດ	
5	
5	

Switching Characteristics

V _{CC} = +5.0V Symbol	, T _A = +25°C Parameter	C _L = 15 pF R _L = 400Ω		Units	
		Min	Max		
f _{MAX}	Maximum Shift Right Frequency	20		MHz	
t _{PLH}	Propagation Delay		20	ns	
t _{PHL}	CP to Q7 or Q7		35		
t _{PHL}	Propagation Delay MR to Q7		50	ns	



DM9328 Dual 8-Bit Shift Register

www.fairchildsemi.com