March 1999 PRELIMINARY

FAIRCHILD SEMICONDUCTOR

FDS6685

P-Channel Logic Level PowerTrench[™] MOSFET

General Description

This P-Channel Logic Level MOSFET is produced using Fairchild Semiconductor's advanced PowerTrench process that has been especially tailored to minimize on-state resistance and yet maintain superior switching performance.

These devices are well suited for low voltage and battery powered applications where low in-line power loss and fast switching are required.


Applications

- Battery protection
- Load switch
- Motor drives



Features

- -8.8 A, -30 V. $R_{DS(ON)} = 0.020 \ \Omega \ @ V_{GS} = -10 \ V$ $R_{DS(ON)} = 0.035 \ \Omega \ @ V_{GS} = -4.5 \ V$
- Extended V_{GSS} range (±25V) for battery applications.
- Low gate charge (19nC typical).
- Fast switching speed.
- High performance trench technology for extremely low $\rm R_{\rm DS(ON)}.$
- High power and current handling capability.



Absolute Maximum Ratings $T_A = 25^{\circ}C$ unless otherwise noted

Symbol	Parameter		Ratings	Units
V _{DSS}	Drain-Source Voltage		-30	V
V _{GSS}	Gate-Source Voltage		±25	V
I _D	Drain Current - Continuous	(Note 1a)	-8.8	A
	- Pulsed		-50	
P _D	Power Dissipation for Single Operation	(Note 1a)	2.5	W
		(Note 1b)	1.2	
		(Note 1c)	1	
T _J , T _{stg}	Operating and Storage Junction Temperature Range		-55 to +150	°C


Thermal Characteristics


R _{θJA}	Thermal Resistance, Junction-to-Ambient	(Note 1a)	50	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	(Note 1)	25	°C/W

Package Outlines and Ordering Information

Device Merking	Davias	Deal Cine	Ourophitus		
Device Marking	Device	Reel Size	Tape Width	Quantity	
FDS6685	FDS6685	13"	12mm	2500 units	

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Cha	racteristics	1				
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 V, I_{D} = -250 \mu A$	-30			V
<u>ΔBV_{DSS}</u> ΔT _J	Breakdown Voltage Temperature Coefficient	I_D = -250 µA,Referenced to 25°C		-24		mV/°C
DSS	Zero Gate Voltage Drain Current	$V_{DS} = -24 \text{ V}, V_{GS} = 0 \text{ V}$			-1	μΑ
GSSF	Gate-Body Leakage Current, Forward	$V_{GS} = 25 V, V_{DS} = 0 V$			100	nA
GSSR	Gate-Body Leakage Current, Reverse	$V_{GS} = -25 \text{ V}, \text{ V}_{DS} = 0 \text{ V}$			-100	nA
On Chai	racteristics (Note 2)		•	•		
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = -250 \ \mu A$	-1	-2	-3	V
ΔV _{GS(th)} ΔTJ	Gate Threshold Voltage Temperature Coefficient	$I_D = -250 \ \mu\text{A}, \text{Referenced to } 25^{\circ}\text{C}$		5		mV/°C
R _{DS(on)}	Static Drain-Source On-Resistance	$ \begin{array}{l} V_{GS}=-10 \ V, \ I_{D}=-8.8 \ A \\ V_{GS}=-10 \ V, \ I_{D}=-8.8 \ A, \\ T_{J}=125^{\circ}C \\ V_{GS}=-4.5 \ V, \ I_{D}=-6.7 \ A \end{array} $		0.015 0.023 0.026	0.020 0.032 0.035	Ω
D(on)	On-State Drain Current	$V_{GS} = -10 \text{ V}, \text{ V}_{DS} = -5 \text{ V}$	-25			Α
9 _{FS}	Forward Transconductance	$V_{DS} = -10 \text{ V}, \text{ I}_{D} = -8.8 \text{ A}$		20		S
Dvnami	c Characteristics			•		
C _{iss}	Input Capacitance	$V_{DS} = -15 V, V_{GS} = 0 V,$		1680		pF
C _{oss}	Output Capacitance	f = 1.0 MHz		545		pF
C _{rss}	Reverse Transfer Capacitance	-		220		pF
Switchi	ng Characteristics (Note 2)		I			
d(on)	Turn-On Delay Time	V_{DD} = -15 V, I _D = -1 A, V _{GS} = -10 V, R _{GEN} = 6 Ω		12	22	ns
	Turn-On Rise Time			15	27	ns
d(off)	Turn-Off Delay Time			55	90	ns
f	Turn-Off Fall Time			23	37	ns
Qg	Total Gate Charge	$V_{DS} = -10 \text{ V}, \text{ I}_{D} = -8.8 \text{ A}, V_{GS} = -5 \text{ V},$		19	27	nC
Q _{gs}	Gate-Source Charge			6.8		nC
	Gate-Drain Charge	-		7.2		nC
Q _{gd}	5			7.2		nC
brain-So	DURCE Diode Characteristics a Maximum Continuous Drain-Source Die				-2.1	A
s V _{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, \text{ I}_{S} = -2.1 \text{ A}$ (Note 2)		-0.52	-1.2	V
V SD	Dialit-Source Diode i ofward Voltage	$V_{GS} = 0 V, I_{S} = -2.1 A$ (Note 2)		-0.52	-1.2	v











Scale 1 : 1 on letter size paper

2: Pulse Test: Pulse Width $\leq 300~\mu s,~\text{Duty}~\text{Cycle} \leq 2.0\%$

FDS6685




FDS6685 Rev. B





FDS6685 Rev. B

FDS6685



July 1999, Rev. B





TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACExTM CoolFETTM CROSSVOLTTM E²CMOSTM FACTTM FACT Quiet SeriesTM FAST[®] FAST[®] FASTrTM GTOTM HiSeCTM ISOPLANAR[™] MICROWIRE[™] POP[™] PowerTrench[®] QFET[™] QS[™] Quiet Series[™] SuperSOT[™]-3 SuperSOT[™]-6 SuperSOT[™]-8 TinyLogic™ UHC™ VCX™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.