May 2000

PRELIMÍNARY



FDS6984S

Dual Notebook Power Supply N-Channel PowerTrench[●] SyncFET[™]

General Description

The FDS6984S is designed to replace two single SO-8 MOSFETs and Schottky diode in synchronous DC:DC power supplies that provide various peripheral voltages for notebook computers and other battery powered electronic devices. FDS6984S contains two unique 30V, N-channel, logic level, PowerTrench MOSFETs designed to maximize power conversion efficiency.

The high-side switch (Q1) is designed with specific emphasis on reducing switching losses while the low-side switch (Q2) is optimized to reduce conduction losses. Q2 also includes an integrated Schottky diode using Fairchild's monolithic SyncFET technology.

Features

Q2: Optimized to minimize conduction losses
 Includes SyncFET Schottky diode


8.5A, 30V $R_{DS(on)} = 0.019\Omega$ @ $V_{GS} = 10V$

 $R_{DS(on)} = 0.027\Omega$ @ $V_{GS} = 4.5V$

• Q1: Optimized for low switching losses Low gate charge (5 nC typical)

5.5A, 30V $R_{DS(on)} = 0.040\Omega$ @ $V_{GS} = 10V$

 $R_{DS(on)} = 0.055\Omega @ V_{GS} = 4.5V$



Absolute Maximum Ratings T_A = 25°C unless otherwise noted

Symbol	Parameter			Q2	Q1	Units
V _{DSS}	Drain-Sourc	e Voltage		30	30	V
V _{GSS}	Gate-Source	e Voltage		±20	±20	V
I _D	Drain Curre	nt - Continuous	(Note 1a)	8.5	5.5	А
		- Pulsed		30	20	
P _D Power Dissipation for Dual Operation				2		W
	Power Dissipation for Single Operation (Note 1a)		(Note 1a)	1.6		
			(Note 1b)		1	
			(Note 1c)	0	.9	
T_J, T_{STG}	Operating and Storage Junction Temperature Range			-55 to	+150	°C
Therma	I Charac	teristics				
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)			78		°C/W
$R_{ ext{ ext{ ext{ ext{ ext{ ext{ ext{ ext$	Thermal Resistance, Junction-to-Case (Note 1) 40				°C/W	
Packag	e Markin	g and Ordering I	nformation			
		Reel Size	Tape wi	ape width C		
FDS6984S		FDS6984S	13"	12mm	ו	2500 units


©2000 Fairchild Semiconductor Corporation

Symbol	Parameter	Test Conditions	Туре	Min	Тур	Max	Units
	acteristics		71				
BV _{DSS}	Drain-Source Breakdown	$V_{GS} = 0 V, I_{D} = 1 mA$	Q2	30			V
200	Voltage	$V_{GS} = 0 \text{ V}, \text{ I}_{D} = 250 \mu\text{A}$	Q1	30			
DSS	Zero Gate Voltage Drain Current	$V_{DS} = 24 \text{ V}, V_{GS} = 0 \text{ V}$	Q2 Q1			1000 1	μA
GSSF	Gate-Body Leakage, Forward	$V_{GS} = 20 \text{ V}, V_{DS} = 0 \text{ V}$	All			100	nA
GSSR	Gate-Body Leakage, Reverse	$V_{GS} = -20 \text{ V}, \text{ V}_{DS} = 0 \text{ V}$	All			-100	nA
On Char	acteristics (Note 2)		-				
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 1 \text{ mA}$	Q2	1		3	V
		$V_{\text{DS}} = V_{\text{GS}}, I_{\text{D}} = 250 \ \mu\text{A}$	Q1	1		3	
$\Delta V_{GS(th)}$	Gate Threshold Voltage	$I_D = 1 \text{ mA}$, Referenced to $25^{\circ}C$	Q2		-6		mV/°C
ΔT_{J}	Temperature Coefficient	I_D = 250 uA, Referenced to 25°C	Q1		-4		
R _{DS(on)}	Static Drain-Source	$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 8.5 \text{ A}$	Q2		16	19	mΩ
	On-Resistance	$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 8.5 \text{ A}, \text{ T}_{J} = 125^{\circ}\text{C}$			24	32	
		$V_{GS} = 4.5 \text{ V}, \text{ I}_{D} = 7 \text{ A}$			23	27	
		$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 5.5 \text{ A}$	Q1		35	40	
		V_{GS} = 10 V, I_{D} = 5.5 A, T_{J} = 125°C			53	60	
		$V_{GS} = 4.5 \text{ V}, \text{ I}_{D} = 4.6 \text{ A}$ $V_{GS} = 10 \text{ V}, \text{ V}_{DS} = 5 \text{ V}$			48	55	
I _{D(on)}	On-State Drain Current	$V_{GS} = 10 \text{ V}, V_{DS} = 5 \text{ V}$	Q2 Q1	30 20			A
g _{FS}	Forward Transconductance	V _{DS} = 5 V, I _D = 8.5 A	Q2	20	26		S
		$V_{DS} = 5 V, I_{D} = 5.5 A$	Q1		40		
	c Characteristics		•			T	T
C _{iss}	Input Capacitance	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V},$	Q2		1233		pF
0	Outrast Conceitance	f = 1.0 MHz	Q1		462		
C _{oss}	Output Capacitance		Q2 Q1		344 113		pF
C _{rss}	Reverse Transfer Capacitance		Q1 Q2		106		pF
U _{rss}	Reverse mansier Capacitance		Q2 Q1		40		ρr
Switchir	g Characteristics (Note 2	2)					
t _{d(on)}	Turn-On Delay Time	$V_{DD} = 15 \text{ V}, \text{ I}_{D} = 1 \text{ A},$	Q2		8	16	ns
t,	Turn-On Rise Time	$V_{GS} = 10V, R_{GEN} = 6 \Omega$	Q1 Q2		10 5	18 10	ns
1			Q1		14	25	
t _{d(off)}	Turn-Off Delay Time		Q2 Q1		25 21	40 34	ns
t _f	Turn-Off Fall Time	-	Q2		11	20	ns
0	Total Gate Charge	Q2	Q1 Q2		7 11	14 18	nC
Q _g	-	$V_{DS} = 15 \text{ V}, \text{ I}_{D} = 8.5 \text{ A}, \text{ V}_{GS} = 5 \text{ V}$	Q2 Q1		8.5	18	nC
Q _{gs}	Gate-Source Charge	Q1	Q2 Q1		5 2.4		nC
Q _{gd}	Gate-Drain Charge	$V_{DS} = 15 \text{ V}, I_D = 5.5 \text{ A}, V_{GS} = 5 \text{ V}$	Q1 Q2		<u> </u>		nC
∽gd	Cate Brain Gharge		Q2 Q1		- 3.1		

Symbol	Parameter	Test Conditions		Туре	Min	Тур	Max	Units
Drain-S	ource Diode Characteri	stics and Maximum	Ratings					
ls	Maximum Continuous Drain-So	ource Diode Forward Curren	nt	Q2 Q1			3.0 1.3	A
t _{rr}	Reverse Recovery Time	I _F = 10A,		Q2		17		ns
Q _{rr}	Reverse Recovery Charge	$d_{iF}/d_t = 300 \text{ A/}\mu\text{s}$	(Note 3)			12.5		nC
V_{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0 V, I_S = 3.5 A$ $V_{GS} = 0 V, I_S = 1.3 A$	(Note 2) (Note 2)	Q2 Q1		0.5 0.74	0.7 1.2	V

Notes:

1. R_{6JA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.



a) 78°/W when mounted on a 0.5 in² pad of 2 oz copper


مربوبه <u>____</u>


b) 125°/W when mounted on a .02 in² pad of 2 oz copper


c) 135°/W when mounted on a minimum pad.


Scale 1 : 1 on letter size paper

2. 2. See "SyncFET Schottky body diode characteristics" below.
3. Pulse Test: Pulse Width < 300µs, Duty Cycle < 2.0%











Typical Characteristics (continued)


SyncFET Schottky Body Diode Characteristics

Fairchild's SyncFET process embeds a Schottky diode in parallel with PowerTrench MOSFET. This diode exhibits similar characteristics to a discrete external Schottky diode in parallel with a MOSFET. Figure 12 shows the reverse recovery characteristic of the FDS6690S.












FDS6984S



July 1999, Rev. B





TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx[™] Bottomless[™] CoolFET[™] CROSSVOLT[™] E²CMOS[™] FACT[™] FACT Quiet Series[™] FAST[®] FASTr[™] GTO[™] HiSeC[™] ISOPLANAR[™] MICROWIRE[™] POP[™] PowerTrench[®] QFET[™] QS[™] Quiet Series[™] SuperSOT[™]-3 SuperSOT[™]-6 SuperSOT[™]-8 SyncFET[™] TinyLogic[™] UHC[™] VCX[™]

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY


FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.


PRODUCT STATUS DEFINITIONS


Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.



August 1999, Rev. C





TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx[™] Bottomless[™] CoolFET[™] CROSSVOLT[™] E²CMOS[™] FACT[™] FACT Quiet Series[™] FAST[®] FASTr[™] GTO[™] HiSeC[™] ISOPLANAR[™] MICROWIRE[™] POP[™] PowerTrench[®] QFET[™] QS[™] Quiet Series[™] SuperSOT[™]-3 SuperSOT[™]-6 SuperSOT[™]-8 SyncFET[™] TinyLogic[™] UHC[™] VCX[™]

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.