July 1998




#### **General Description**

FAIRCHILD SEMICONDUCTOR IM

# Features

These dual N- and P -Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance and provide superior switching performance. These devices are particularly suited for low voltage applications such as notebook computer power management and other battery powered circuits where fast switching, low in-line power loss, and resistance to transients are needed.


- $\label{eq:rescaled_$
- High density cell design for extremely low R<sub>DS(ON)</sub>.
- High power and current handling capability in a widely used surface mount package.
- Dual (N & P-Channel) MOSFET in surface mount package.




© 1998 Fairchild Semiconductor Corporation


Symbol	Parameter	Conditions	Туре	Min	Тур	Max	Units
OFF CHAR	ACTERISTICS						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{gs} = 0 V, I_{D} = 250 \mu A$	N-Ch	30			V
		V <sub>GS</sub> = 0 V, I <sub>D</sub> = -250 μA	P-Ch	-20			V
$\Delta BV_{\rm DSS}/\Delta T_{\rm J}$	Breakdown Voltage Temp. Coefficient	$I_D = 250 \mu\text{A}$ , Referenced to 25 °C	N-Ch		32	mV/%	
		$I_D = -250 \ \mu$ A, Referenced to $25 \ ^{\circ}C$	P-Ch		-23		1
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{\rm DS} = 24  \text{V},   \text{V}_{\rm GS} = 0  \text{V}$	N-Ch			1	μA
		$V_{\rm DS} = -16  \text{V},  V_{\rm GS} = 0  \text{V}$	P-Ch			-1	μA
	Gate - Body Leakage, Forward	$V_{gg} = 8 V, V_{Dg} = 0 V$	All			100	nA
I <sub>GSSR</sub>	Gate - Body Leakage, Reverse	$V_{gg} = -8 V, V_{Dg} = 0 V$	All			-100	nA
	CTERISTICS (Note 2)		1		•		•
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{ps} = V_{gs}, I_{p} = 250 \mu A$	N-Ch	0.4	0.67	1	V
		$V_{ps} = V_{qs}, I_p = -250 \mu\text{A}$	P-Ch	-0.4	-0.6	-1	V
$\Delta V_{\rm GS(th)}\!/\!\Delta T_{\rm J}$	Gate Threshold Voltage Temp. Coefficient	$I_{\rm D}$ = 250 µA, Referenced to 25 °C	N-Ch		-3		mV/°C
		$I_{\rm D}$ = -250 µA, Referenced to 25 °C	P-Ch		4		
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	$V_{gs} = 4.5 \text{ V}, I_p = 5.5 \text{ A}$	N-Ch		0.025 0.03	0.03	-
		$V_{gs} = 2.5 \text{ V}, \text{ I}_{p} = 4.5 \text{ A}$			0.031	0.038	
		$V_{gs} = -4.5 \text{ V}, \text{ I}_{p} = -4 \text{ A}$	P-Ch		0.043	0.055	
		$V_{gs} = -2.5 \text{ V}, I_p = -3.4 \text{ A}$			0.059	0.072	
I <sub>D(on)</sub>	On-State Drain Current	$V_{GS} = 4.5 \text{ V}, V_{DS} = 5 \text{ V}$	N-Ch	20			А
		$V_{GS} = -4.5 \text{ V}, \text{ V}_{DS} = -5 \text{ V}$	P-Ch	-20			
9 <sub>FS</sub>	Forward Transconductance	$V_{DS} = 5 V, I_{D} = 5.5 A$	N-Ch		20		S
9FS		$V_{\rm DS} = -5 \text{ V}, \text{ I}_{\rm D} = -4 \text{ A}$	P-Ch		13		S
DYNAMIC (	CHARACTERISTICS				1		
C <sub>iss</sub>	Input Capacitance	$V_{DS} = 10 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0 MHz	N-Ch		900		pF
			P-Ch		1130		
C <sub>oss</sub>	Input Capacitance	1	N-Ch		410		pF
		$V_{DS} = -10 V, V_{GS} = 0 V,$	P-Ch		480		
C <sub>rss</sub>	Reverse Transfer Capacitance	f = 1.0 MHz	N-Ch		110		pF
			P-Ch		120		


Symbol	IG CHARACTERISTICS (Note 2) Parameter	Conditions	Туре	Min	Тур	Max	Units
	Turn - On Delay Time	$V_{DS} = 6 \text{ V}, \text{ I}_{D} = 1 \text{ A}$	N-Ch	IVIIII	тур 6	12	
t <sub>D(on)</sub>			P-Ch		8	12	ns
	Turn On Pige Time	$V_{\rm GS} = 4.5 \text{ V} , \ \text{R}_{\rm GEN} = 6  \Omega$			-	-	
t, Turn - On Rise Time	Turn - On Rise Time		N-Ch P-Ch		19	31 37	ns
+	Turn - Off Delay Time	V <sub>DS</sub> = -10 V, I <sub>D</sub> = -1 A	N-Ch		23 42	67	ns
t <sub>D(off)</sub>		$V_{\rm DS} = -4.5 \text{ V}, R_{\rm GEN} = 6 \Omega$	P-Ch		260	360	115
t,	Turn - Off Fall Time	$V_{GS} = -4.5 V$ , $R_{GEN} = 0.52$	N-Ch		13	24	ns
			P-Ch		90	125	115
ຊຸ	Total Gate Charge	$V_{DS} = 10 \text{ V}, \text{ I}_{D} = 5.5 \text{ A},$	N-Ch		19.8	28	nC
æ <sub>g</sub>		$V_{DS} = 10^{\circ} V, T_{D} = 0.0^{\circ} A,$ $V_{GS} = 4.5^{\circ} V$	P-Ch		20	28	no
2	Gate-Source Charge	• <sub>GS</sub> = +.0 •	N-Ch		2	20	nC
Q <sub>gs</sub> Gate-Source Charge		$V_{DS} = -5 V, I_{D} = -4 A,$	P-Ch		2.8		
Q <sub>gd</sub>	Gate-Drain Charge	$V_{GS} = -5 V$	N-Ch		6.3		nC
-gu		65 -	P-Ch		3.2		
DRAIN-SO	DURCE DIODE CHARACTERISTICS AND N	MAXIMUM RATINGS	I				
		Forward Current	N-Ch			1.3	А
l <sub>s</sub>	Maximum Continuous Drain-Source Diode						
l <sub>s</sub>	Maximum Continuous Drain-Source Diode		P-Ch			-1.3	А
I <sub>s</sub> V <sub>sd</sub>	Maximum Continuous Drain-Source Diode Drain-Source Diode Forward Voltage	$V_{gs} = 0 \text{ V}, \text{ I}_{s} = 1.3 \text{ A} \text{ (Note 2)}$	P-Ch N-Ch		0.68	-1.3 1.2	A V
V <sub>SD</sub> otes: 1. R <sub>⊕JA</sub> is the s		$\frac{V_{GS} = 0 \text{ V}, \text{ I}_{S} = 1.3 \text{ A} \text{ (Note 2)}}{V_{GS} = 0 \text{ V}, \text{ I}_{S} = -1.3 \text{ A} \text{ (Note 2)}}$	N-Ch P-Ch	surface of t	-0.7	1.2 -1.2	V V
V <sub>SD</sub> lotes: 1. R <sub>8JA</sub> is the s	Drain-Source Diode Forward Voltage	$\frac{V_{GS} = 0 \text{ V}, \text{ I}_{S} = 1.3 \text{ A} \text{ (Note 2)}}{V_{GS} = 0 \text{ V}, \text{ I}_{S} = -1.3 \text{ A} \text{ (Note 2)}}$	N-Ch P-Ch		-0.7	1.2 -1.2	V V aranteed by
V <sub>SD</sub> lotes: 1. R <sub>ava</sub> is the s design while	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, \text{ I}_{S} = 1.3 \text{ A} \text{ (Note 2)}$ $V_{GS} = 0 \text{ V}, \text{ I}_{S} = -1.3 \text{ A} \text{ (Note 2)}$ The where the case thermal reference is defined as the s	N-Ch P-Ch		-0.7	1.2 -1.2 R <sub>өлс</sub> is gua	V V aranteed by
V <sub>SD</sub> lotes: 1. R <sub>BAA</sub> is the s design while	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, \text{ I}_{S} = 1.3 \text{ A} \text{ (Note 2)}$ $V_{GS} = 0 \text{ V}, \text{ I}_{S} = -1.3 \text{ A} \text{ (Note 2)}$ The where the case thermal reference is defined as the s	N-Ch P-Ch		-0.7	1.2 -1.2 R <sub>өлс</sub> is gua	V V aranteed by
V <sub>SD</sub> lotes: 1. R <sub>ava</sub> is the s design while C C C C C Scale 1 : 1 (	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, \text{ I}_{S} = 1.3 \text{ A} \text{ (Note 2)}$ $V_{GS} = 0 \text{ V}, \text{ I}_{S} = -1.3 \text{ A} \text{ (Note 2)}$ The where the case thermal reference is defined as the s	N-Ch P-Ch		-0.7	1.2 -1.2 R <sub>өлс</sub> is gua	V V aranteed by
V <sub>SD</sub> lotes: 1. R <sub>ava</sub> is the s design while C C C C C Scale 1 : 1 (	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, \text{ I}_{S} = 1.3 \text{ A} \text{ (Note 2)}$ $V_{GS} = 0 \text{ V}, \text{ I}_{S} = -1.3 \text{ A} \text{ (Note 2)}$ The where the case thermal reference is defined as the s	N-Ch P-Ch		-0.7	1.2 -1.2 R <sub>өлс</sub> is gua	V V aranteed by
V <sub>SD</sub> lotes: 1. R <sub>ava</sub> is the s design while C C C C C Scale 1 : 1 (	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, \text{ I}_{S} = 1.3 \text{ A} \text{ (Note 2)}$ $V_{GS} = 0 \text{ V}, \text{ I}_{S} = -1.3 \text{ A} \text{ (Note 2)}$ The where the case thermal reference is defined as the s	N-Ch P-Ch		-0.7	1.2 -1.2 R <sub>өлс</sub> is gua	V V aranteed by
V <sub>SD</sub> lotes: 1. R <sub>ava</sub> is the s design while C C C C C Scale 1 : 1 (	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, \text{ I}_{S} = 1.3 \text{ A} \text{ (Note 2)}$ $V_{GS} = 0 \text{ V}, \text{ I}_{S} = -1.3 \text{ A} \text{ (Note 2)}$ The where the case thermal reference is defined as the s	N-Ch P-Ch		-0.7	1.2 -1.2 R <sub>өлс</sub> is gua	V V aranteed by
V <sub>SD</sub> lotes: 1. R <sub>ava</sub> is the s design while C C C C C Scale 1 : 1 (	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, \text{ I}_{S} = 1.3 \text{ A} \text{ (Note 2)}$ $V_{GS} = 0 \text{ V}, \text{ I}_{S} = -1.3 \text{ A} \text{ (Note 2)}$ The where the case thermal reference is defined as the s	N-Ch P-Ch		-0.7	1.2 -1.2 R <sub>өлс</sub> is gua	V V aranteed by
V <sub>SD</sub> lotes: 1. R <sub>ava</sub> is the s design while C C C C C Scale 1 : 1 (	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, \text{ I}_{S} = 1.3 \text{ A} \text{ (Note 2)}$ $V_{GS} = 0 \text{ V}, \text{ I}_{S} = -1.3 \text{ A} \text{ (Note 2)}$ The where the case thermal reference is defined as the s	N-Ch P-Ch		-0.7	1.2 -1.2 R <sub>өлс</sub> is gua	V V aranteed by
V <sub>SD</sub> lotes: 1. R <sub>ava</sub> is the s design while C C C C C Scale 1 : 1 (	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, \text{ I}_{S} = 1.3 \text{ A} \text{ (Note 2)}$ $V_{GS} = 0 \text{ V}, \text{ I}_{S} = -1.3 \text{ A} \text{ (Note 2)}$ The where the case thermal reference is defined as the s	N-Ch P-Ch		-0.7	1.2 -1.2 R <sub>өлс</sub> is gua	V V aranteed by
V <sub>SD</sub> lotes: 1. R <sub>ava</sub> is the s design while C C C C C Scale 1 : 1 (	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, \text{ I}_{S} = 1.3 \text{ A} \text{ (Note 2)}$ $V_{GS} = 0 \text{ V}, \text{ I}_{S} = -1.3 \text{ A} \text{ (Note 2)}$ The where the case thermal reference is defined as the s	N-Ch P-Ch		-0.7	1.2 -1.2 R <sub>өлс</sub> is gua	V V aranteed by
V <sub>SD</sub> lotes: 1. R <sub>BAA</sub> is the s design while	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, \text{ I}_{S} = 1.3 \text{ A} \text{ (Note 2)}$ $V_{GS} = 0 \text{ V}, \text{ I}_{S} = -1.3 \text{ A} \text{ (Note 2)}$ The where the case thermal reference is defined as the s	N-Ch P-Ch		-0.7	1.2 -1.2 R <sub>өлс</sub> is gua	V V aranteed by
V <sub>SD</sub> lotes: 1. R <sub>ava</sub> is the s design while C C C C C Scale 1 : 1 (	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, \text{ I}_{S} = 1.3 \text{ A} \text{ (Note 2)}$ $V_{GS} = 0 \text{ V}, \text{ I}_{S} = -1.3 \text{ A} \text{ (Note 2)}$ The where the case thermal reference is defined as the s	N-Ch P-Ch		-0.7	1.2 -1.2 R <sub>өлс</sub> is gua	V V aranteed by
V <sub>SD</sub> lotes: 1. R <sub>BAA</sub> is the s design while	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, \text{ I}_{S} = 1.3 \text{ A} \text{ (Note 2)}$ $V_{GS} = 0 \text{ V}, \text{ I}_{S} = -1.3 \text{ A} \text{ (Note 2)}$ The where the case thermal reference is defined as the s	N-Ch P-Ch		-0.7	1.2 -1.2 R <sub>өлс</sub> is gua	V V aranteed by







FDS8928A Rev. B







FDS8928A Rev. B





July 1999, Rev. B





### TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx<sup>TM</sup> CoolFET<sup>TM</sup> CROSSVOLT<sup>TM</sup> E<sup>2</sup>CMOS<sup>TM</sup> FACT<sup>TM</sup> FACT Quiet Series<sup>TM</sup> FAST<sup>®</sup> FAST<sup>®</sup> FASTr<sup>TM</sup> GTO<sup>TM</sup> HiSeC<sup>TM</sup> ISOPLANAR<sup>™</sup> MICROWIRE<sup>™</sup> POP<sup>™</sup> PowerTrench<sup>™</sup> QFET<sup>™</sup> QS<sup>™</sup> Quiet Series<sup>™</sup> SuperSOT<sup>™</sup>-3 SuperSOT<sup>™</sup>-6 SuperSOT<sup>™</sup>-8

TinyLogic™ UHC™ VCX™

## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.