FAIRCHILD

SEMICONDUCTOR

FST16211 24-Bit Bus Switch

General Description

The Fairchild Switch FST16211 provides 24-bits of highspeed CMOS TTL-compatible bus switching. The low on resistance of the switch allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

The device is organized as a 12-bit or 24-bit bus switch. When \overline{OE}_1 is LOW, the switch is ON and Port 1A is connected to Port 1B. When \overline{OE}_2 is LOW, Port 2A is connected to Port 2B. When $\overline{OE}_{1/2}$ is HIGH, a high impedance state exists between the A and B Ports.

- Features4Ω switch connection between two ports
- Minimal propagation delay through the switch
- Low I_{CC}
- Zero bounce in flow-through mode
- Control inputs compatible with TTL level
- Also packaged in plastic Fine Pitch Ball Grid Array (FBGA)

July 1997


Revised August 2000

Ordering Code:

Order Number	Package Number	Package Description
FST16211GX (Note 1)		54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-195, 5.5mm Wide [TAPE and REEL]
FST16211MEA	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300 Wide
FST16211MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Devices also available	in Tape and Reel. Specify b	by appending the suffix letter "X" to the ordering code.

Note 1: BGA package available in Tape and Reel only.

Logic Diagram



 \overline{OE}_2

© 2000 Fairchild Semiconductor Corporation DS500037

FST16211

Connection Diagrams

Pin Assignment for SSOP and TSSOP NC 56 - OE1 1A₁ -55 - OE2 1A₂ · 54 - 1B₁ 3 53 — 1B₂ 52 — 1B₃ 1A₃ · 1A₄ 5 51 - 1B₄ 1A₅ 50 - 1B₅ 1A₆ GND -_ GND 49 8 — 1B₆ — 1B₇ 48 1A₇ -9 1A₈ -10 47 1A₉-11 46 — 1B₈ 1A₁₀-12 45 — 1B₉ 44 - 1B₁₀ 1A₁₁ -13 43 — 1B₁₁ 42 — 1B₁₂ 1A₁₂ 14 2A1-15 16 41 - 2B₁ 2A2-V_{CC}-17 40 - 2B2 39 2A3-18 — 2B3 38 GND-19 - GND 2A4-20 37 **-** 2B₄ 2A5-21 36 **-** 2B₅ 35 **—** 2B₆ 22 2A₆-2A7-**—** 2B₇ 23 34 2A8-24 33 **—** 2B₈ 2A9-25 32 **-** 2B₉ 2A₁₀— - 2B₁₀ 31 26 - 2B₁₁ 2A₁₁ – 27 30 29 - 2B₁₂ 28 2A₁₂ Pin Assignment for FBGA 123456 4 000000 000000 0 C Δ 000000 ш ш C 000000 Т 7 000000 TOP VIEW

Pin Descriptions

Pin Name	Description
$\overline{OE}_1, \overline{OE}_2$	Bus Switch Enables
1A, 2A	Bus A
1B, 2B	Bus B

FBGA Pin Assignments

	1	2	3	4	5	6
Α	1A ₂	1A ₁	NC	OE ₂	1B ₁	1B ₂
в	1A ₄	1A ₃	1A ₇	OE ₁	1B ₃	1B ₄
С	1A ₆	1A ₅	GND	1B ₇	1B ₅	1B ₆
D	1A ₁₀	1A ₉	1A ₈	1B ₈	1B ₉	1B ₁₀
E	1A ₁₂	1A ₁₁	2A ₁	2B ₁	1B ₁₁	1B ₁₂
F	2A ₄	2A ₃	2A ₂	2B ₂	2B3	2B ₄
G	2A ₆	2A ₅	V _{CC}	GND	2B ₅	2B ₆
н	2A ₈	2A ₇	2A ₁₁	2B ₁₁	2B ₇	2B ₈
J	2A ₁₀	2A ₉	2A ₁₂	2B ₁₂	2B ₉	2B ₁₀

Truth Table

Inp	uts	Inputs/	Outputs
OE ₁	OE ₂	1A, 1B	2A, 2B
L	L	1A = 1B	2A = 2B
L	н	1A = 1B	Z
н	L	Z	2A = 2B
Н	Н	Z	Z

www.fairchildsemi.com

Absolute Maximum Ratings(Note 2)

Supply Voltage (V _{CC})	-0.5V to +7.0V
DC Switch Voltage (V _S) (Note 3)	-0.5V to +7.0V
DC Input Voltage (V _{IN}) (Note 4)	-0.5V to +7.0V
DC Input Diode Current (I_{IK}) V_{IN} <0V	–50mA
DC Output (I _{OUT}) Sink Current	128mA
DC V _{CC} /GND Current (I _{CC} /I _{GND})	+/- 100mA
Storage Temperature Range (T _{STG})	–65°C to +150 °C

Recommended Operating Conditions (Note 5)

Power Supply Operating (V _{CC)}	4.0V to 5.5V
Input Voltage (V _{IN})	0V to 5.5V
Output Voltage (V _{OUT})	0V to 5.5V
Input Rise and Fall Time (t _r , t _f)	
Switch Control Input	0nS/V to 5nS/V
Switch I/O	0nS/V to DC
Free Air Operating Temperature (T_A)	-40 °C to +85 °C

FST16211

Note 2: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: V_S is the voltage observed/applied at either A or B Ports across the switch.

Note 4: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 5: Unused control inputs must be held HIGH or LOW. They may not float.


DC Electrical Characteristics


		v _{cc}	T _A =	-40 °C to +	85 °C		
Symbol	Parameter	(V)	Min	Typ (Note 6)	Мах	Units	Conditions
V _{IK}	Clamp Diode Voltage	4.5			-1.2	V	I _{IN} = -18mA
V _{IH}	HIGH Level Input Voltage	4.0-5.5	2.0			V	
VIL	LOW Level Input Voltage	4.0-5.5			0.8	V	
I _I	Input Leakage Current	5.5			±1.0	μA	$0 \le V_{IN} \le 5.5V$
		0			10	μA	V _{IN} = 5.5V
l _{oz}	OFF-STATE Leakage Current	5.5			±1.0	μA	$0 \le A, B \le V_{CC}$
R _{ON}	Switch On Resistance	4.5		4	7	Ω	V _{IN} = 0V, I _{IN} = 64mA
	(Note 7)	4.5		4	7	Ω	V _{IN} = 0V, I _{IN} = 30mA
		4.5		8	12	Ω	V _{IN} = 2.4V, I _{IN} = 15mA
		4.0		11	20	Ω	V _{IN} = 2.4V, I _{IN} = 15mA
I _{CC}	Quiescent Supply Current	5.5			3	μA	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$
Δ I _{CC}	Increase in I _{CC} per Input	5.5			2.5	mA	One input at 3.4V
							Other inputs at V _{CC} or GND


Note 6: Typical values are at $V_{CC}=5.0V$ and $T_A=+25\,^{\circ}C$

Note 7: Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

			T _A = -40 °C	C to +85 °C	;,				
Symbol	Parameter	-	_ = 50pF, Rl			Units		Conditions	
•			1.5 – 5.5V		= 4.0V				
+ +	Prop Delay Bus to Bus (Note 8)	Min	Max 0.25	Min	Max 0.25		V _I = O		
t _{PHL} ,t _{PLH}	Prop Delay Bus to Bus (Note 6)		0.25		0.25	ns	v _I =0	FEN	
t _{PZH} , t _{PZL}	Output Enable Time	1.5	6.0		6.5	ns		V for t _{PZL}	
t _{PHZ} , t _{PLZ}	Output Disable Time	1.5	7.0		7.2	ns		PEN for t _{PZH}	
PHZ, PLZ								PEN for t _{PHZ}	
	arameter is guaranteed by design but							n the RC delay of th	e typi
resistance of th	he switch and the 50pF load capacitan	ice, when drive	en by an idea	al voltage so	ource (zero c	utput imped	ance).		
Capaci	tance (Note 9)								
Symbol	Parameter		Тур		Max	Uni	ts	Condit	ions
C _{IN}	Control Pin Input Capacitance	•	3		max	pF		V _{CC} = 5.0V	
C _{I/O}	Input/Output Capacitance		6			pF		$V_{CC}, \overline{OE} = 5.0V$	
	25°C, f = 1 MHz, Capacitance is chara	acterized but n						00	
Note: Input dri	ven by 50 Ω source terminated in 50 Ω	FRO OUTPU UNDE TES	JT ER						
Note: CL inclue	ven by 50 Ω source terminated in 50 Ω des load and stray capacitance $R=1.0~\text{MHz},~t_W=500~\text{ns}$	OUTPU UNDE TES	JT ER ST	÷					
Note: CL inclue	des load and stray capacitance	OUTPU UNDE TES	JT ER	÷					
Note: CL inclue	des load and stray capacitance	OUTPU UNDE TES	JT ER ST	Test Circ t _f =2.5 nS		- t _r =2.5 nS	-•	 3.0V	
Note: CL inclue	des load and stray capacitance	OUTPU UNDE TES 2 FIGU ⊢ t/= 2.5 nS	JT ER ST JRE 1. AC	Test Circ t _f =2.5 nS 9 ENABLE		- t _r =2.5 nS	-		
Note: C _L inclue Note: Input PF	des load and stray capacitance RR = 1.0 MHz, $t_W = 500 \text{ ns}$ SWITCH HOUT	OUTPU UNDE TES 2 FIGU ⊢ t/= 2.5 nS	JT ER ST JRE 1. AC	Test Circ tf=2.5 nS 9 ENABLE	cuit	·		- 90% 1.5V	
Note: C _L inclue Note: Input PF	des load and stray capacitance RR = 1.0 MHz, $t_W = 500 \text{ ns}$	OUTPU UNDE TES 2 FIGU ⊢ t/= 2.5 nS	JT ER ST JRE 1. AC	Test Circ t _f =2.5 nS 9 ENABLE INPUT	cuit	·		- 90% 1.5V GND	
Note: C _L inclue Note: Input PF	des load and stray capacitance RR = 1.0 MHz, $t_W = 500 \text{ ns}$ SWITCH HUIT	OUTPU UNDE TES 2 ■ • t _f =2.5 nS	JT ER ST JRE 1. AC	Test Circ t _f =2.5 nS 9 ENABLE INPUT	cuit	·		- 90% 1.5V	
Note: C _L inclue Note: Input PF	des load and stray capacitance RR = 1.0 MHz, $t_W = 500 \text{ ns}$ SWITCH INPUT 1.5V 1.5V 1.5V	OUTPU UNDE TES 2 FIGU	JT ER ST JRE 1. AC 3.0V	Test Circ t _f =2.5 nS 9 ENABLE INPUT		0% 10		- 90% 1.5V GND	
Note: C _L inclue Note: Input PF	des load and stray capacitance RR = 1.0 MHz, $t_W = 500 \text{ ns}$ SWITCH INPUT 1.5V 1.5V 1.5V	OUTPU UNDE TES 2 FIGU	JT ER ST JRE 1. AC	Test Circ t _f =2.5 nS 9 ENABLE INPUT	cuit	·			
Note: C _L inclue Note: Input PF	des load and stray capacitance RR = 1.0 MHz, $t_W = 500 \text{ ns}$ SWITCH INPUT 1.5V 1.5V 1.5V	OUTPU UNDE TES 2 FIGU	JT ER ST JRE 1. AC 3.0V	Test Cirro tr=2.5 nS NABLE INPUT		0% 10	<u>0%</u> 		
Note: C _L inclue Note: Input PF	des load and stray capacitance RR = 1.0 MHz, $t_W = 500 \text{ ns}$ SWITCH INPUT 1.5V 1.5V 1.5V 1.5V 1.5V	OUTPL UNDE TES 2 FIGU	JT ER ST J RE 1. AC 3.0V GND	Test Cirro tr=2.5 nS NABLE INPUT		0% 10	<u>0%</u> 		
Note: C _L inclue Note: Input PF	des load and stray capacitance RR = 1.0 MHz, $t_W = 500 \text{ ns}$ SWITCH INPUT 1.5V 1.5V 1.5V 1.5V 1.5V	OUTPL UNDE TES 2 FIGU	JT ER ST JRE 1. AC 3.0V	Test Cirro tr=2.5 nS NABLE INPUT		0% 10	<u>0%</u> 	1.5V GND 	
Note: C _L inclue Note: Input PF	des load and stray capacitance RR = 1.0 MHz, $t_W = 500 \text{ ns}$ SWITCH INPUT 1.5V 1.5V 1.5V 1.5V 1.5V	OUTPL UNDE TES 2 FIGU	JT ER ST J RE 1. AC 3.0V GND	Test Cirro tr=2.5 nS NABLE INPUT		0% 10	<u>0%</u> 	1.5V GND 	
Note: C _L inclue Note: Input PF	des load and stray capacitance RR = 1.0 MHz, $t_W = 500 \text{ ns}$ SWITCH INPUT 1.5V 1.5V 1.5V 1.5V 1.5V	OUTPL UNDE TES 2 FIGU	JT ER ST JRE 1. AC 3.0V GND /OH	Test Cirr tr=2.5 nS PNABLE INPUT tp tp	RD cuit Cu	0% 10	<u>0%</u> 	1.5V GND 	
Note: C _L inclue Note: Input PF	des load and stray capacitance RR = 1.0 MHz, $t_W = 500 \text{ ns}$ SWITCH INPUT 1.5V 1.5V 1.5V 1.5V 1.5V	OUTPL UNDE TES 2 FIGU	JT ER ST J RE 1. AC 3.0V GND	Test Cirr tr=2.5 nS PNABLE INPUT tp tp	RD cuit Cu	0% 10	<u>0%</u> 	1.5V GND 	
Note: C _L inclue Note: Input PF	des load and stray capacitance RR = 1.0 MHz, $t_W = 500 \text{ ns}$ SWITCH INPUT 1.5V 1.5V 1.5V 1.5V 1.5V	OUTPL UNDE TES 2 FIGU	JT ER ST JRE 1. AC 3.0V GND /OH	Test Cirr tr=2.5 nS PNABLE INPUT tp tp	RD cuit Cu	0% 10	<u>0%</u> 	1.5V GND 	







Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com