FAIRCHILD

SEMICONDUCTOR

March 1995 Revised October 1998 GTLP16612 CMOS 18-Bit TTL/GTLP Universal Bus Transceive

GTLP16612 CMOS 18-Bit TTL/GTLP Universal Bus Transceiver

General Description

The GTLP16612 is an 18-bit universal bus transceiver which provides TTL to GTLP signal level translation. The device is designed to provide a high speed interface between cards operating at TTL logic levels and a backplane operation is a direct result of GTLP's reduced output swing (<1V), reduced input threshold levels and output edge rate control which minimizes signal settling times. GTLP is a Fairchild Semiconductor derivative of the Gunning Transceiver Logic (GTL) JEDEC standard JESD8-3.

Fairchild's GTLP has internal edge-rate control and is Process, Voltage, and Temperature (PVT) compensated. Its function is similar to BTL or GTL but with different driver output levels and receiver threshold. GTLP output low voltage is typically less than 0.5V, the output high is 1.5V and the receiver threshold is 1.0V.

Features

- Bidirectional interface between GTLP and TTL logic levels
- Designed with Edge Rate Control Circuit to reduce output noise
- V_{REF} pin provides external supply reference voltage for receiver threshold
- Submicron Core CMOS technology for low power dissipation
- Special PVT Compensation circuitry to provide consistent performance over variations of process, supply voltage and temperature
- 5V tolerant inputs and outputs on A-Port
- Bus-Hold data inputs on A-Port to eliminate the need for external pull-up resistors for unused inputs
- Power up/down high impedance
- TTL compatible Driver and Control inputs
- A-Port outputs source/sink -32 mA/+32 mA
- Flow-through architecture optimizes PCB layout
- Open drain on GTLP to support wired-or connection

Ordering Code:

Order Number	Package Number	Package Description				
GTLP16612MEA	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118 0.300" Wide				
GTLP16612MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide				
Device also successfully in Tana and Deal. Charify by announding sufficiently "V" to the explaning and						

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

© 1998 Fairchild Semiconductor Corporation DS012390.prf

GTLP16612

Pin Descriptions

Connection Diagram

Pin Names	Description
OEAB	A-to-B Output Enable (Active LOW)
OEBA	B-to-A Output Enable (Active LOW)
CEAB	A-to-B Clock Enable (Active LOW)
CEBA	B-to-A Clock Enable (Active LOW)
LEAB	A-to-B Latch Enable (Transparent HIGH)
LEBA	B-to-A Latch Enable (Transparent HIGH)
CLKAB	A-to-B Clock Pulse
CLKBA	B-to-A Clock Pulse
V _{REF}	GTLP Input Reference Voltage
A1–A18	A-to-B TTL Data Inputs or
	B-to-A 3-STATE Outputs
B1–B18	B-to-A GTLP Data Inputs or
	A-to-B Open Drain Outputs

	lagram	
OEAB -	1	56 - CEAB
LEAB —	2	55 - CLKAB
A 1 —	3	54 B 1
GND —	4	53 — GND
A2 —	5	52 - 82
A3 —	6	51 — B3
V _{CC} (3.3V) —	7	50 - V _{CCQ} (5.0V)
A4 —	8	49 84
A5 —	9	48 - 85
A6 —	10	47 B6
gnd _q * —	11	46 — GND
A7 —	12	45 87
A8 —	13	44 - 88
A9 —	14	43 89
A10 —	15	42 B10
A11 —	16	41 B11
A12 —	17	40 812
GND —	18	39 GND
A13 —	19	38 B13
A14 —	20	37 814
A15 —	21	36 B15
V _{CC} (3.3V) -	22	35 — V _{REF}
A16 —	23	34 B16
A17 —	24	33 817
GND —	25	32 — GND
A18 —	26	31 B18
OEBA -	27	30 — CLKBA
LEBA —	28	29 - CEBA

Functional Description

The GTLP16612 combines a universal transceiver function with a TTL to GTLP translation. The A-Port and control pins operate at LVTTL or 5V TTL levels while the B-Port operates at GTLP levels. The transceiver logic includes D-type latches and D-type flip-flops to allow data flow in transparent, latched and clock mode.


The functional operation is described in the truth table below.

Truth Table

(Note 1)

	Inputs					Mode
CEAB	OEAB	LEAB	CLKAB	Α	В	
х	н	Х	Х	Х	Z	Latched
L	L	L	н	х	B ₀ (Note 2)	storage
L	L	L	L	х	B ₀ (Note 3)	of A data
Х	L	Н	Х	Г	L	Transparent
х	L	н	х	н	н	
L	L	L	\uparrow	L	L	Clocked storage
L	L	L	\uparrow	н	н	of A data
Н	L	L	Х	Х	B ₀ (Note 3)	Clock inhibit

Note 1: A-to-B data flow is shown. B-to-A data flow is similar but uses OEBA, LEBA, CLKBA, and CEBA. Note 2: Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low. Note 3: Output level before the indicated steady-state input conditions were established.



GTLP16612

Absolute Maximum Ratings(Note 4)

\mathbf{O}_{i}	0.51/1
Supply Voltage (V _{CC} , V _{CCQ})	-0.5V to +7.0V
DC Input Voltage (V _I)	-0.5V to +7.0V
DC Output Voltage (V _O)	
Outputs 3-STATE	-0.5V to +7.0V
Outputs Active (Note 5)	–0.5V to $V_{CC}^{} + 0.5 \text{V}$
DC Output Sink Current into	
A-Port I _{OL}	64 mA
DC Output Source Current from	
A-Port I _{OH}	–64 mA
DC Output Sink Current	
into B-Port in the LOW State,	
I _{OL}	80 mA
DC Input Diode Current (IIK)	
V ₁ < 0V	–50 mA
DC Output Diode Current (I _{OK})	
V _O < 0V	–50 mA
$V_{O} > V_{CC}$	+50 mA
Storage Temperature (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$
ESD Performance	>2000V

Recommended Operating Conditions (Note 6)

Supply Voltage V _{CC}	
V _{CC}	3.15V to 3.45V
V _{CCQ}	4.75V to 5.25V
Bus Termination Voltage (V _{TT})	1.35V to 1.65V
Input Voltage (V _I)	
on A-Port and Control Pins	0.0V to 5.5V
HIGH Level Output Current (I _{OH})	
A-Port	–32 mA
LOW Level Output Current (I _{OL})	
A-Port	+32 mA
B-Port	+34 mA
Operating Temperature (T _A)	$-40^{\circ}C$ to $+85^{\circ}C$
Note 4: The Absolute Maximum Ratings are thos	,

Hote 4. The Australia and the advantage and the values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristic tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation. Note 5: I_{O} Absolute Maximum Rating must be observed.

Note 6: Unused inputs must be held high or low.

Symbol		perating Free-Air Temperature Range, V _{REF} = 1.0V (Unless Otherwite) Test Conditions		Min	Тур	Max	Unit
					(Note 7)		
VIH	B-Port			V _{REF} +0.1	. ,	ν _π	V
	Others			2.0			V
VIL	B-Port			0.0		V _{REF} -0.1	V
	Others					0.8	
V _{REF}					1.0		V
V _{IK}		$V_{CC} = 3.15V,$ $V_{CCQ} = 4.75V$	I _I = -18 mA			-1.2	V
V _{OH}	A-Port	V _{CC} , V _{CCQ} = Min to Max (Note 8)	I _{OH} = -100 μA	V _{CC} - 0.2			
0.1		V _{CC} = 3.15V	I _{OH} = -8 mA	2.4			v
		V _{CCQ} = 4.75V	I _{OH} = -32 mA	2.0			
V _{OL}	A-Port	V _{CC} , V _{CCQ} = Min to Max (Note 8)	I _{OL} = 100 μA			0.2	V
		V _{CC} = 3.15V	I _{OL} = 32 mA			0.5	
		V _{CCQ} = 4.75V					
	B-Port	V _{CC} = 3.15V V _{CCQ} = 4.75V	I _{OL} = 34 mA			0.65	V
li I	Control Pins	V _{CC} , V _{CCQ} = 0 or Max	V _I = 5.5V or 0V			±10	μA
	A-Port	V _{CC} = 3.45V	V _I = 5.5V			20	
		$V_{CCQ} = 5.25V$	$V_I = V_{CC}$			1	μA
			$V_I = 0$			-30	
	B-Port	V _{CC} = 3.45V	$V_I = V_{CCQ}$			5	μA
		$V_{CCQ} = 5.25V$	$V_I = 0$			-5	
IOFF	A-Port	$V_{CC} = V_{CCQ} = 0$	V_{I} or $V_{O} = 0$ to 4.5V			100	μA
I _{I(hold)}	A-Port	V _{CC} = 3.15V,	$V_{I} = 0.8V$	75			μA
		$V_{CCQ} = 4.75V$	$V_{I} = 2.0V$	-20			1
I _{OZH}	A-Port	V _{CC} = 3.45V,	V _O = 3.45V			1	μA
	B-Port	$V_{CCQ} = 5.25V$	V _O = 1.5V			5	
I _{OZL}	A-Port	V _{CC} = 3.45V,	V _O = 0			-20	μA
	B-Port	$V_{CCQ} = 5.25V$	$V_{O} = 0.65V$			-10	
Icco	A or B	V _{CC} = 3.45V,	Outputs HIGH		30	40	
(V _{CCQ})	Ports	$V_{CCQ} = 5.25V,$ $I_{Q} = 0,$	Outputs LOW		30	40	mA
		$V_I = V_{CCQ}$ or GND	Outputs Disabled		30	40	
I _{CC}	A or B	V _{CC} = 3.45V,	Outputs HIGH		0	1	
(V _{CC})	Ports	$V_{CCQ} = 5.25V,$ $I_{Q} = 0,$	Outputs LOW		0	1	mA
		V _I = V _{CCQ} or GND	Outputs Disabled		0	1	1
ΔI _{CC}	A-Port and	V _{CC} = 3.45V,	One Input at 2.7V		0	1	mA
(Note 9)	Control Pins	$V_{CCQ} = 5.25V$, A or Control Inputs at V_{CC} or GND					
CIN	Control Pins		$V_{I} = V_{CCQ} \text{ or } 0$		8		
C _{I/O}	A-Port		$V_{I} = V_{CCQ} \text{ or } 0$		9		pF
C _{I/O}	B-Port	+	$V_{I} = V_{CCQ} \text{ or } 0$		6		-

Note 8: For conditions shown as Min or Max, use the appropriate value specified under recommended operating conditions.


Note 9: This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

GTLP16612


	Symbol			Min	Max	Unit		
fclock	Max Clock Frequency			175		MHz		
^t w	Pulse Duration	LEAB or LEBA HIGH		3.0		ns		
		CLKAB or CLKBA HIGH or LOW		3.2				
s	Setup Time	A before CLKAB↑		0.5		ns		
		B before CLKBA↑		3.1				
		A before LEAB \downarrow		1.3				
		B before LEBA \downarrow		3.7				
		CEAB before CLKAB [↑]		0.4				
		CEBA before CLKBA [↑]		1.0				
н	Hold Time	A after CLKAB↑		1.5		ns		
		B after CLKBA↑		0.0				
		A after LEAB↓		0.5				
		B after LEBA↓		0.0				
		CEAB after CLKAB↑		1.5				
		CEBA after CLKBA↑		1.7				
Over recomm	ectrical Characteri mended range of supply voltage an for B-Port and $C_L = 50 \text{ pF}$ for	d operating free-air temperature, V _{REF} =	1.0V (unles	s otherwise not	ed).			
Symbol		То	Min	Тур	Max	Unit		
- ,	(Input)	(Output)		(Note 10)	hux	•		


Symbol	From	То	Min	Тур	Max	Unit
	(Input)	(Output)		(Note 10)		
t _{PLH}	A	В	1.0	4.3	6.5	ns
t _{PHL}			1.0	5.0	8.2	
t _{PLH}	LEAB	В	1.8	4.5	6.7	ns
t _{PHL}			1.5	5.3	8.6	
t _{PLH}	CLKAB	В	1.8	4.6	6.7	ns
t _{PHL}			1.5	5.4	8.7	
t _{PLH}	OEAB	В	1.6	4.4	6.2	ns
t _{PHL}			1.3	6.1	9.8	
t _{RISE}	Transition time, B o	outputs (20% to 80%)		2.6		ns
t _{FALL}	Transition time, B o	outputs (20% to 80%)		2.6		
t _{PLH}	В	А	2.0	5.6	8.2	ns
t _{PHL}			1.4	5.0	7.2	
t _{PLH}	LEBA	А	2.1	4.2	6.3	ns
t _{PHL}			1.9	3.3	5.0	
t _{PLH}	CLKBA	А	2.3	4.4	6.8	ns
t _{PHL}			2.2	3.5	5.2	
t _{PZH} , t _{PZL}	OEBA	A	1.5	5.0	6.2	ns
t _{PHZ} , t _{PLZ}			1.9	3.9	7.9	

Note 10: All typical values are at V_{CC} = 3.3V, V_{CCQ} = 5.0V, and T_A = 25^{\circ}C.



GTLP16612





Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.