June 1997 Revised October 1998

# EMICONDU **GTLP16617**

# 17-Bit TTL/GTLP Synchronous Bus Transceiver with Buffered Clock

#### **General Description**

FAIRCHILD

The GTLP16617 is a 17-bit registered synchronous bus transceiver that provides TTL to GTLP signal level translation. It allows for transparent, latched and clocked modes of data flow and provides a buffered GTLP (CLKOUT) clock output from the TTL CLKAB. The device provides a high speed interface between cards operating at TTL logic levels and a backplane operating at GTLP logic levels. High speed backplane operation is a direct result of GTLP's reduced output swing (<1V), reduced input threshold levels and output edge rate control. The edge rate control minimizes bus settling time. GTLP is a Fairchild Semiconductor derivative of the Gunning Transceiver logic (GTL) JEDEC standard JESD8-3.

Fairchild's GTLP has internal edge-rate control and is process, voltage, and temperature (PVT) compensated. Its function is similar to BTL and GTL but with different output levels and receiver threshold. GTLP output LOW level is typically less than 0.5V, the output level HIGH is 1.5V and the receiver threshold is 1.0V.

#### **Features**

- Bidirectional interface between GTLP and TTL logic levels
- Edge Rate Control to minimize noise on the GTLP port
- Power up/down/off high impedance for live insertion.
- External V<sub>REF</sub> pin for receiver threshold
- CMOS technology for low power dissipation
- 5 V tolerant inputs and outputs on the A-Port
- Bus-hold data inputs on the A-Port eliminates the need for external pull-up resistors on unused inputs.
- TTL compatible driver and control inputs
- Flow through pinout optimizes PCB layout
- Open drain on GTLP to support wired-or connection
- A-Port source/sink -32 mA/+32 mA
- D-type flip-flop, latch and transparent data paths
- GTLP Buffered CLKAB signal available(CLKOUT)
- Recommended Operating Temperature –40°C to 85°C

### **Ordering Code:**

Order Number	Package Number	Package Description
GTLP16617MEA	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118 0.300" Wide
GTLP16617MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Jevices also availabl	in Tape and Reel. Specify t	y appending the suffix letter "X" to the ordering code.

# GTLP16617

# **Pin Descriptions**

## Connection Diagram

Pin Names	Description
OEAB	A-to-B Output Enable (Active LOW)
OEBA	B-to-A Output Enable (Active LOW)
CEAB	A-to-B Clock Enable (Active LOW)
CEBA	B-to-A Clock Enable (Active LOW)
LEAB	A-to-B Latch Enable (Transparent HIGH)
LEBA	B-to-A Latch Enable (Transparent HIGH)
V <sub>REF</sub>	GTLP Reference Voltage
CLKAB	A-to-B Clock
CLKBA	B-to-A Clock
A1-A17	A-to-B Data Inputs or B-to-A 3-STATE Data Outputs
B1-B17	B-to-A Data Inputs or
	A-to-B Open Drain Outputs
CLKIN	B-to-A Buffered Clock Output
CLKOUT	GTLP Buffered Clock Output of CLKAB

nection D	agram	
OEAB -	$\overline{)}$	56 CEAB
LEAB -		55 - CLKAB
A1 -		54 B1
GND -	4 5	53 - GND
A2 —	5 5	52 - B2
A3 —	6 .	51 <b>B</b> 3
V <sub>CC</sub> (3.3V) -	7 :	50 - V <sub>CCO</sub> (5.0V)
A4 —	8 .	19 B4
A5 —	9 4	18 <b>—</b> 85
A6 —	10 4	47 <b>—</b> 86
gnd <sub>q</sub> * —	11 4	6 GND
A7 —	12 4	45 <b>B</b> 7
A8 —	13 4	14 <b>-</b> 88
A9 —	14 4	43 <b>B</b> 9
		2 B10
A11	16 .	41 B11
		10 B12
		59 - GND
		58 - B13
A14 —		57 <b>B</b> 14
A15 —		36 B15
V <sub>CC</sub> (3.3V) -		ss v <sub>REF</sub>
A16		54 B16
A17 -		33 B17
GND -		S2 GND
CLKIN -		31 CLKOUT
0EBA -		50 — CLKBA 29 — CEBA
LEBA -	20	ULDA

#### **Functional Description**

The GTLP16617 is a 17 bit registered transceiver containing D-type flip-flop, latch and transparent modes of operation for the data path and a GTLP translation of the CLKAB signal (CLKOUT). Data flow in each direction is controlled by the clock enables (CEAB and CEBA), latch enables (LEAB and LEBA), clock (CLKAB and CLKBA) and output enables (OEAB and OEBA). The clock enables (CEAB and CEBA) enable all 17 data bits. The output enables (OEAB and OEBA) control both the 17 bits of data and the CLKOUT/CLKIN buffered clock paths and the OEAB is synchronous with the CLKAB signal. The OEBA can not be synchronous since we are passing the clock through the device with data and we would need to generate the CLKBA signal elsewhere. It should also be noted that the OEAB register is controlled by CLKAB only, and is also not inhibited by the CEAB signal.

For A-to-B data flow, when CEAB is LOW, the device operates on the LOW-to-HIGH transition of CLKAB for the flip-flop and on the HIGH-to-LOW transition of LEAB for the latch path. That is, if CEAB is LOW and LEAB is LOW the A data is latched regardless as to the state of CLKAB (HIGH or LOW) and if LEAB is HIGH the device is in transparent mode. When OEAB is registered LOW the outputs are active. When OEAB is registered HIGH the outputs are HIGH impedance. The data flow of B-to-A is similar except that CEBA, OEBA, LEBA and CLKBA are used.

### **Truth Table**

(Note 1)


		Inputs			Output	Mode
CEAB	OEAB(Note 2)	LEAB	CLKAB	Α	В	
Х	Н	Х	$\uparrow$	Х	Z (Note 3)	Latched storage of
L	L	L	H or L	Х	B <sub>0</sub> (Note 4)	A data
L	L	L	H or L	Х	(Note 5)	
Х	L	Н	Х	L	L	Transparent
Х	L	Н	Х	Н	Н	
L	L	L	↑	L	L	Clocked storage of
L	L	L	$\uparrow$	н	н	A data
Н	L	L	Х	Х	B <sub>0</sub> (Note 5)	Clock inhibit

Note 1: A-to-B data flow is shown. B-to-A data flow is similar but uses OEBA, LEBA, CLKBA, CEBA.

Note 2: LH edge on CLKAB is required when changing the input on OEAB pin.

Note 3: OEAB met set-up time prior to CLKAB LH transition

Note 4: Output level before the indicated steady state input conditions were established, provided CLKAB was HIGH prior to LEAB going LOW. Note 5: Output level before the indicated steady state input conditions were established.



3

# GTLP16617

## Absolute Maximum Ratings(Note 6)

Supply Voltage (V<sub>CC</sub>)

# Recommended Operating Conditions (Note 8)

Outputs 3-STATE $-0.5V$ to $+7.0V$ $V_{CCQ}$ $4.75V$ tOutputs Active (Note 7) $-0.5V$ to $V_{CC} + 0.5V$ Bus Termination Voltage ( $V_{TT}$ ) GTLP $1.35V$ tDC Output Sink Current intoInput Voltage ( $V_{I}$ ) $1.35V$ tA-Port I <sub>OL</sub> 64 mAon A-Port and Control Pins $0.0V$ DC Output Source Current fromHIGH Level Output Current ( $I_{OH}$ ) $-64$ mAA-PortDC Output Sink CurrentLOW Level Output Current ( $I_{OL}$ ) $A$ -Port	
Outputs 3-STATE $-0.5V$ to $+7.0V$ $V_{CCQ}$ $4.75V$ tOutputs Active (Note 7) $-0.5V$ to $V_{CC} + 0.5V$ Bus Termination Voltage ( $V_{TT}$ ) GTLP $1.35V$ tDC Output Sink Current intoInput Voltage ( $V_{I}$ ) $1.35V$ tA-Port I <sub>OL</sub> 64 mAon A-Port and Control Pins $0.0V$ DC Output Source Current fromHIGH Level Output Current ( $I_{OH}$ ) $-64$ mAA-PortDC Output Sink CurrentLOW Level Output Current ( $I_{OL}$ ) $A$ -Port	
Outputs Active (Note 7) $-0.5V$ to $V_{CC} + 0.5V$ Bus Termination Voltage $(V_{TT})$ GTLP $1.35V$ tDC Output Sink Current intoInput Voltage $(V_I)$ $1.35V$ tA-Port I <sub>OL</sub> 64 mAon A-Port and Control Pins $0.0V$ DC Output Source Current fromHIGH Level Output Current $(I_{OH})$ $-64$ mA $A$ -PortDC Output Sink CurrentLOW Level Output Current $(I_{OL})$ $I_{OL}$ into B-Port in the LOW State,A-Port $A$ -Port	o 3.45V
DC Output Sink Current into Input Voltage (V <sub>I</sub> )   A-Port I <sub>OL</sub> 64 mA on A-Port and Control Pins 0.0V   DC Output Source Current from HIGH Level Output Current (I <sub>OH</sub> )   A-Port I <sub>OH</sub> -64 mA A-Port   DC Output Sink Current LOW Level Output Current (I <sub>OL</sub> )   into B-Port in the LOW State, A-Port	o 5.25V
A-Port I <sub>OL</sub> 64 mA on A-Port and Control Pins 0.0V   DC Output Source Current from HIGH Level Output Current (I <sub>OH</sub> ) 0.0V   A-Port I <sub>OH</sub> -64 mA A-Port   DC Output Sink Current LOW Level Output Current (I <sub>OL</sub> )   into B-Port in the LOW State, A-Port	o 1.65V
DC Output Source Current from HIGH Level Output Current (I <sub>OH</sub> )   A-Port I <sub>OH</sub> -64 mA A-Port   DC Output Sink Current LOW Level Output Current (I <sub>OL</sub> )   into B-Port in the LOW State, A-Port	
A-Port I <sub>OH</sub> –64 mA A-Port DC Output Sink Current LOW Level Output Current (I <sub>OL</sub> ) into B-Port in the LOW State, A-Port	to 5.5V
DC Output Sink Current LOW Level Output Current (I <sub>OL</sub> ) into B-Port in the LOW State, A-Port	
into B-Port in the LOW State, A-Port	–32 mA
	+32 mA
I <sub>OL</sub> 80 mA B-Port	+34 mA
DC Input Diode Current ( $I_{IK}$ ) Operating Temperature ( $T_A$ ) $-40^{\circ}$ C to	o +85°C
V <sub>I</sub> < 0V -50 mA Note 6: The Absolute Maximum Ratings are those values beyo	nd which
DC Output Diode Current (I <sub>OK</sub> ) the safety of the device cannot be guaranteed. The device shou operated at these limits. The parametric values defined in the	
$V_{O} < 0V$ -50 mA Characteristics tables are not guaranteed at the absolute maximum	
V <sub>O</sub> > V <sub>CC</sub> +50 mA The "Recommended Operating Conditions" table will define the c for actual device operation.	onditions
ESD Rating >2000V Note 7: In Absolute Maximum Rating must be observed.	
Storage Temperature (T <sub>STG</sub> ) -65°C to +150°C Note 8: Unused inputs must be held high or low.	

-0.5V to +7.0V

	Symbol	ating Free-Air Temperature Range, V <sub>R</sub> Test Condition		Min	Тур	Max	Units
					(Note 9)		
V <sub>IH</sub>	B-Port			V <sub>REF</sub> +0.1		V <sub>TT</sub>	V
	Others			2.0			V
VIL	B-Port			0.0		V <sub>REF</sub> -0.2	V
	Others					0.8	V
V <sub>REF</sub>	GTLP				1.0		V
	GTL				0.8		V
V <sub>IK</sub>		V <sub>CC</sub> = 3.15V,	I <sub>I</sub> = -18 mA			-1.2	v
		$V_{CCQ} = 4.75V$					
V <sub>OH</sub>	A-Port	$V_{CC}$ , $V_{CCQ}$ = Min to Max (Note 10)	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> -0.2			
		V <sub>CC</sub> = 3.15V	I <sub>OH</sub> = -8 mA	2.4			V
		V <sub>CCQ</sub> = 4.75V	I <sub>OH</sub> = -32 mA	2.0			
V <sub>OL</sub>	A-Port	V <sub>CC</sub> , V <sub>CCQ</sub> = Min to Max (Note 10)	I <sub>OL</sub> = 100 μA			0.2	
		V <sub>CC</sub> = 3.15V	I <sub>OL</sub> = 32 mA			0.5	V
		V <sub>CCQ</sub> = 4.75V					
-	B-Port	$V_{CC} = 3.15 V V_{CCQ} = 4.75 V$	I <sub>OL</sub> = 34 mA			0.65	V
li i	Control Pins	$V_{CC}$ , $V_{CCQ} = 0$ or Max	$V_I = 5.5V \text{ or } 0V$			±10	μA
	A-Port	$V_{CC} = 3.45V$	V <sub>I</sub> = 5.5V			20	
		$V_{CCQ} = 5.25V$	$V_I = V_{CC}$			1	μA
			V <sub>1</sub> = 0			-30	
	B-Port	V <sub>CC</sub> = 3.45V	V <sub>I</sub> = V <sub>CCQ</sub>			5	μA
-		V <sub>CCQ</sub> = 5.25V	V <sub>1</sub> = 0			-5	
OFF	A-Port and Control Pins	$V_{CC} = V_{CCQ} = 0$	$V_{I}$ or $V_{O} = 0$ to 4.5V			100	μA
I <sub>I(hold)</sub>	A-Port	V <sub>CC</sub> = 3.15V,	V <sub>I</sub> = 0.8V	75			μA
		$V_{CCQ} = 4.75V$	V <sub>I</sub> = 2.0V	-20			
I <sub>OZH</sub>	A-Port	V <sub>CC</sub> = 3.45V,	V <sub>O</sub> = 3.45V			1	μA
	B-Port	$V_{CCQ} = 5.25V$	V <sub>O</sub> = 1.5V			5	P
l <sub>ozL</sub>	A-Port	V <sub>CC</sub> = 3.45V,	V <sub>O</sub> = 0			-20	μA
	B-Port	$V_{CCQ} = 5.25V$	V <sub>O</sub> = 0.65V			-10	
lcca	A or B	$V_{CC} = 3.45V,$	Outputs HIGH		30	40	
(V <sub>CCQ</sub> )	Ports	$V_{CCQ} = 5.25V,$ $I_{O} = 0,$	Outputs LOW		30	40	mA
		$V_I = V_{CCQ}$ or GND	Outputs Disabled		30	40	1
l <sub>CC</sub>	A or B	$V_{CC} = 3.45V, V_{CCQ} = 5.25V, I_{O} = 0,$	Outputs HIGH		0	1	
I <sub>CC</sub> (V <sub>CC</sub> )	Ports		Outputs LOW		0	1	mA
		V <sub>I</sub> = V <sub>CCQ</sub> or GND	Outputs Disabled		0	1	1
۵I <sub>CC</sub>	A-Port and	V <sub>CC</sub> = 3.45V,	One Input at 2.7V		0	1	1
Note 11)	Control Pins	$V_{CCQ} = 5.25V,$					mA
		A or Control Inputs at					mA
		V <sub>CC</sub> or GND					
C <sub>IN</sub>	Control Pins		V <sub>I</sub> = V <sub>CCQ</sub> or 0		8		<u> </u>
C <sub>I/O</sub>	A-Port		V <sub>I</sub> = V <sub>CCQ</sub> or 0		9		pF
C <sub>I/O</sub>	B-Port		$V_{I} = V_{CCQ} \text{ or } 0$	1	6	1	1

GTLP16617

Note 9: All typical values are at V\_{CC} = 3.3V, V\_{CCQ} = 5.0V, and T\_A = 25^{\circ}C.

Note 10: For conditions shown as Min or Max, use the appropriate value specified under recommended operating conditions. Note 11: This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

	Sy	mbol	Min	Max	Ur
f <sub>CLOCK</sub>	Max Clock Frequency		175		Mł
t <sub>W</sub>	Pulse Duration	LEAB or LEBA HIGH	3.0		1
		CLKAB or CLKBA HIGH or LOW	3.2		n
ts	Setup Time	A before CLKAB <sup>↑</sup>	0.5		
		OEAB before CLKAB↑	1.5		
		B before CLKBA <sup>↑</sup>	3.1		
		A before LEAB $\downarrow$	1.3		n
		B before LEBA $\downarrow$	3.7		
		CEAB before CLKAB↑	0.7		
		CEBA before CLKBA↑	1.0		
t <sub>H</sub>	Hold Time	A after CLKAB↑	1.5		
		OEAB after CLKAB↑	1.0		
		B after CLKBA↑	0.0		
		A after LEAB↓	0.5		n
		B after LEBA↓	0.0		
		CEAB after CLKAB <sup>↑</sup>	1.5		
		CEBA after CLKBA↑	1.7		

Symbol	From	То	Min	Тур	Max	Unit
	(Input)	(Output)		(Note 12)		
t <sub>PLH</sub>	А	В	1.0	4.3	6.5	ns
t <sub>PHL</sub>			1.0	5.0	8.2	
t <sub>PLH</sub>	LEAB	В	1.8	4.5	6.7	ns
t <sub>PHL</sub>			1.5	5.3	8.7	
t <sub>PLH</sub>	CLKAB	В	1.8	4.6	6.7	ns
t <sub>PHL</sub>			1.5	5.4	8.7	
t <sub>PLH</sub>	CLKAB	CLKOUT	3.0	6.2	10.0	ns
t <sub>PHL</sub>			3.0	5.7	10.0	
t <sub>PLH</sub>	OEAB	В	1.6	4.4	8.0	ns
t <sub>PHL</sub>	(CLKAB) (Note 13)		1.3	6.1	9.8	
t <sub>SKEW</sub>	B (Note 14)	CLKOUT	0		2	ns
t <sub>RISE</sub>	Transition time, B out	puts (20% to 80%)		2.6		ns
t <sub>FALL</sub>	Transition time, B out	puts (20% to 80%)		2.6		
t <sub>PLH</sub>	В	А	2.0	5.6	8.2	ns
t <sub>PHL</sub>			1.4	5.0	7.2	
t <sub>PLH</sub>	LEBA	А	2.1	4.2	6.3	ns
t <sub>PHL</sub>			1.9	3.3	5.0	
t <sub>PLH</sub>	CLKBA	А	2.3	4.4	6.8	ns
t <sub>PHL</sub>			2.1	3.5	5.2	
t <sub>PLH</sub>	CLKOUT	CLKIN	3.0	6.0	10.0	ns
t <sub>PHL</sub>			3.0	6.43	10.0	
t <sub>PZH</sub> , t <sub>PZL</sub>	OEBA	A or CLKIN	1.5	5.0	6.4	ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>			1.4	3.9	8.0	


#### Note 12: All typical values are at V<sub>CC</sub> = 3.3V, V<sub>CCQ</sub> = 5.0V, and T<sub>A</sub> = 25°C.


ſ


Note 13: Three-state delays are actually synchronous with CLKAB

Note 14: Skew is defined as the absolute value of the difference between the actual propagation delays for the CLKOUT pin and any B output transition when measured with reference to CLKAB1. This guarantees the relationship between B output data and CLKOUT such that data is coincident or ahead of CLKOUT. This specification is guaranteed but not tested.

GTLP16617







Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.