

August 1998 Revised August 1999

GTLP6C816A LVTTL-to-GTLP Clock Driver

General Description

The GTLP6C816A is a clock driver that provides LVTTL to GTLP signal level translation (and vice versa). The device provides a high speed interface between cards operating at LVTTL logic levels and a backplane operating at GTL(P) logic levels. High speed backplane operation is a direct result of GTL(P)'s reduced output swing (<1V), reduced input threshold levels and output edge rate control. The edge rate control minimizes bus settling time. GTLP is a Fairchild Semiconductor derivative of the Gunning Transceiver logic (GTL) JEDEC standard JESD8-3.

Fairchild's GTL(P) has internal edge-rate control and is process, voltage, and temperature (PVT) compensated. Its function is similar to BTL and GTL but with different output levels and receiver threshold. GTLP output LOW level is typically less than 0.5V, the output level HIGH is 1.5V and the receiver threshold is 1.0V.

Features

- Interface between LVTTL and GTLP logic levels
- Edge Rate Control to minimize noise on the GTLP port
- Power up/down high impedance for live insertion
- 1:6 fanout clock driver for LVTTL port
- 1:2 fanout clock driver for GTLP port
- LVTTL compatible driver and control inputs
- Flow through pinout optimizes PCB layout
- Open drain on GTLP to support wired-or connection
- A Port source/sink -24/+24 mA
- B Port sink 50 mA
- -40°C to +85°C temperature capability
- Low voltage version of GTLP6C816


Ordering Code:

Order Number	Package Number	Package Description
GTLP6C816AMTC	MTC24	24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Pin Descriptions

Pin Names	Description		
TTLIN, GTLPIN	Clock Inputs (LVTTL and GTLP respectively)		
OEB	Output Enable (Active LOW) GTLP Port (LVTTL Levels)		
OEA	Output Enable (Active LOW) TTL Port (LVTTL Levels)		
V _{CCT} .GNDT	TTL Output Supplies		
V _{CC}	Internal Circuitry V _{CC}		
GNDG	OBn GTLP Output Grounds		
V_{REF}	Voltage Reference Input		
OA0-OA5	TTL Buffered Clock Outputs		
OB0-OB1	GTLP Buffered Clock Outputs		

Connection Diagram



Functional Description


The GTLP6C816A is a clock driver providing LVTTL-to-GTLP clock translation, and GTLP-to-LVTTL clock translation in the same package. The LVTTL-to-GTLP direction is a 1:2 clock driver path with a single Enable pin (OEB). For the GTLP-to-LVTTL direction the clock receiver path is a 1:6 buffer with a single Enable control (OEA). Data polarity is inverting for both directions.

Truth Tables

Inpu	ts	Outputs
TTLIN OEB		OBn
Н	L	L
L	L	Н
Х	Н	High Z

Inpu	ts	Outputs
GTLPIN OEA		OAn
H L		L
L L		Н
X	Н	High Z

Logic Diagram



Absolute Maximum Ratings(Note 1) Conditions (Note 3) -0.5V to +4.6V Supply Voltage (Voc)

Supply Voltage (V _{CC})	-0.5V to $+4.6$ V
DC Input Voltage (V _I)	-0.5V to +4.6V
DC Output Voltage (V _O)	
Outputs 3-STATE	-0.5V to +4.6V
Outputs Active (Note 2)	-0.5V to +4.6V
DC Output Sink Current into	
OA-Port I _{OL}	48 mA
DC Output Source Current	
from OA-Port I _{OH}	–48 mA
DC Output Sink Current into	
OB-Port in the LOW State I _{OL}	100 mA
DC Input Diode Current (I _{IK})	
$V_I < 0V$	−50 mA
DC Output Diode Current (I _{OK})	
V _O < 0V	−50 mA
$V_O > V_{CC}$	+50 mA
ESD Rating	> 2000V
Storage Temperature (T _{STG})	-65°C to +150°C

Recommended Operating

Supply Voltage V _{CC}	3.15V to 3.45V
Bus Termination Voltage (V _{TT})	
GTLP	1.47V to 1.53V
GTL	1.14V to 1.26V
V_{REF}	0.98V to 1.02V
Input Voltage (V _I) on INA-Port	
and Control Pins	0.0V to 3.45V
HIGH Level Output Current (IOH)	
OA-Port	−24 mA
LOW Level Output Current (I _{OL})	
OA-Port	+24 mA
OB-Port	+50 mA
Operating Temperature (T _A)	-40°C to +85°C

Note 1: Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions is not implied.

Note 2: I_0 Absolute Maximum Rating must be observed.

Note 3: Unused inputs must be held High or Low.

DC Electrical Characteristics

Over Recommended Operating Free-Air Temperature Range, $V_{REF} = 1.0V$ (unless otherwise noted).

Symbol		Test Conditions		Min	Typ (Note 4)	Max	Units
V _{IH}	GTLPIN			V _{REF} +0.05		V _{TT}	V
	Others			2.0			V
V _{IL}	GTLPIN			0.0		V _{REF} -0.05	V
	Others					0.8	V
V _{REF} (Note 5)	GTLP				1.0		V
V _{TT} (Note 5)	GTLP				1.5		V
V _{IK}		V _{CC} = 3.15V	I _I = -18 mA			-1.2	V
V _{OH}	OAn-Port	V _{CC} = 3.15V	I _{OH} = -100 μA	V _{CC} -0.2			
			I _{OH} = -18 mA	2.4			V
			I _{OH} = -24 mA	2.2			
V _{OL}	OAn-Port	V _{CC} = 3.15V	I _{OL} = 100 μA			0.2	
02			I _{OL} = 18 mA			0.4	V
			I _{OL} = 24 mA			0.5	
V _{OL}	OBn-Port	V _{CC} = 3.15V	I _{OL} = 100 μA			0.2	
		I _{OL} = 40 mA			0.4	V	
			I _{OL} = 50 mA			0.55	
lı	TTLIN/	V _{CC} = 3.45V	V _I = 3.45V			5	
	Control Pins		$V_I = 0V$			-5	μΑ
	GTLPIN	V _{CC} = 3.45V	$V_I = V_{TT}$			5	
			V _I = 0			-5	μΑ
OFF	TTLIN	V _{CC} = 0	$V_1 \text{ or } V_0 = 0V \text{ to } 3.45V$			30	μА
0	GTLPIN	V _{CC} = 0	V_1 or $V_0 = 0V$ to V_{TT}			30	μA
I _{PU/PD}	OAn or OBn Ports	V _{CC} = 0 to 1.5V	OE = Don't Care			30	μA
ОZН	OAn-Port	V _{CC} = 3.45V	V _O =3.45V			5	
02.1	OBn-Port		V _O = 1.5V			5	μΑ
l _{OZL}	OAn-Port	V _{CC} = 3.45V	V _O = 0			-5	μΑ
Icc	OAn or	V _{CC} = 3.45V	Outputs HIGH		5.5	10	-
00	OBn Ports		Outputs LOW		5	10	mA
		$V_I = V_{CC}$ or GND	Outputs Disabled		5.5	10	
Δl _{CC}	TTLIN	V _{CC} = 3.45V	V _I = V _{CC} -0.6			2	mA
Cı	Control Pins/GTLPIN/TTLIN		V _I = V _{CC} or 0		4.5		
C _O	OAn-Port		V _I = V _{CC} or 0		6.0		pF
-	OBn-Port		$V_1 = V_{CC}$ or 0		8.0	+	

Note 4: All typical values are at $V_{CC} = 3.3V$ and $T_A = 25^{\circ}C$.

Note 5: GTLP V_{REF} and V_{TT} are specified to 2% tolerance since signal integrity and noise margin can be significantly degraded if these supplies are noisy. In addition, V_{TT} and R_{TERM} can be adjusted to accommodate backplane impedances other than 50Ω , within the boundaries of not exceeding the DC Absolute I_{OL} ratings. Similarly V_{REF} can be adjusted to compensate for changes in V_{TT} .

AC Electrical Characteristics

Over recommended range of supply voltage and operating free air temperature. $V_{REF} = 1.0V$ (unless otherwise noted).

 $\rm C_L$ = 30 pF for OBn-Port and $\rm C_L$ = 50 pF for OAn-Port.

Symbol	From (Input)	To (Output)	Min	Typ (Note 6)	Max	Units
fTOGGLE	TTLIN	OBn	175			MHz
	GTLPIN	OAn	175			IVITZ
t _{PLH}	TTLIN	OBn	1.3	2.3	4.0	ns
t _{PHL}			0.9	2.6	4.3	
t _{PLH}	OEB	OBn	1.5	2.6	4.1	ns
t _{PHL}			1.2	2.5	4.1	
t _{RISE}	Transition Time, OB Outputs (20% to 80%)			1.3		ns
t _{FALL}	Transition Time, OB		1.3			
t _{RISE}	Transition Time, OA outputs (10% to 90%)			1.2		ns
t _{FALL}	Transition Time, OA outputs (10% to 90%)			2.0		
t _{PZH} , t _{PZL}	OEA	OAn	0.5	2.9	4.8	ns
t _{PLZ} , t _{PHZ}			0.5	2.4	4.4	
t _{PLH}	GTLPIN	OAn	1.9	3.6	5.7	ns
t _{PHL}			2.1	3.5	5.3	

Note 6: All typical values are at $V_{CC}=3.3~V$ and $T_A=25^{\circ}C$.

Extended Electrical Characteristics

Over recommended ranges of supply voltage and operating free-air temperature $V_{REF} = 1.0V$ (unless otherwise noted). $C_L = 30$ pF for B Port and $C_L = 50$ pF for A Port

Symbol	From (Input)	To (Output)	Min	Typ (Note 7)	Max	Unit
t _{OSLH} (Note 8)	Α	В		0.1	0.2	
t _{OSHL} (Note 8)	Α	В		0.1	0.6	ns
t _{PS} (Note 9)	Α	В		0.3	1.0	ns
t _{PV(HL)} (Note 10)(Note 11)	Α	В			1.3	ns
t _{OSLH} (Note 8)	В	Α		0.1	0.7	ns
t _{OSHL} (Note 8)	В	Α		0.1	0.4	115
t _{OST} (Note 8)	В	А		0.2	1.1	ns
t _{PS} (Note 9)	В	А		0.1	1.0	ns
t _{PV} (Note 10)	В	A			2.4	ns

Note 7: All typical values are at $V_{CC} = 3.3 \text{ V}$ and $T_A = 25^{\circ}\text{C}$.

Note 8: t_{OSHL}/t_{OSLH} and t_{OST} – Output-to-Output skew is defined as the absolute value of the difference between the actual propagation delay for all outputs within the same packaged device. The specifications are given for specific worst case V_{CC} and temperature and apply to any outputs switching in the same direction dither HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}) or in opposite directions both HL and LH (t_{OST}). This parameter is guaranteed by design and statistical process distribution. Actual skew values between the GTLP outputs could vary on the backplane due to the loading and impedance seen by the

Note 9: t_{PS} – Pin or Transition skew is defined as the difference between the LOW-to-HIGH transition and the HIGH-to-LOW transition on the same pin. The parameter is measured across all the outputs of the same chip is specified for a specific worst case V_{CC} and temperature. This parameter is guaranteed by design and statistical process distribution. Actual skew values between the GTLP outputs could vary on the backplane due to the loading and impedance seen by the device.

Note 10: t_{PV} – Part-to-Part skew is defined as the absolute value of the difference between the actual propagation delay for all outputs from device-to-device. The parameter is specified for a specific worst case V_{CC} and temperature. This parameter is guaranteed by design and statistical process distribution. Actual skew values between the GTLP output could vary on the backplane due to the loading and impedance seen by the device.


Note 11: Due to the open drain structure on GTLP outputs t_{OST} and $t_{PV(LH)}$ in the A-to-B direction are not specified. Skew on these paths is dependent on the V_{TT} and R_T values on the backplane.

Test Circuit and Timing Waveforms

Test Circuit for A Outputs o 6V From Output Under O Open 500 **Q** GND = 50 pF 500 (Note A) Test S t_{plh}/t_{phl} Open 6 V $\rm t_{plz}/t_{pzl}$ GND $\rm t_{phz}/t_{pzh}$


Note A: \mathbf{C}_{L} includes probes and jig capacitance.

Test Circuit for B Outputs




 $\label{eq:Note A: C_L includes probes and jig capacitance.}$ $\label{eq:Note B: For B-Port C_L = 30 pF is used for worst case.}$

Voltage Waveform - Propagation Delay Times



Voltage Waveform - Enable and Disable Times




Output Waveform 1 is for an output with internal conditions such that the output is LOW except when disabled by the control output Output Waveforms 2 is for an output with internal conditions such that the output is HIGH except when disabled by the control output

Input and Measure Conditions

	A or LVTTL Pins	B or GTLP Pins
V _{inHIGH}	3.0	1.5
V _{inLOW}	0.0	0.0
V _M	1.5	1.0
V _X	V _{OL} + 0.3V	N/A
V _Y	V _{OH} + 0.3V	N/A

All input pulses have the following characteristics: Frequency = 10MHz, $t_{RISE} = t_{FALL} = 2$ ns, $Z_O = 50\Omega$. The outputs are measured one at a time with one transition per measurement.



24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC24

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com