FAIRCHILD

SEMICONDUCTOR

January 1991 Revised October 1999

MM74C192 • MM74C193 Synchronous 4-Bit Up/Down Decade Counter • Synchronous 4-Bit Up/Down Binary Counter

General Description

The MM74C192 and MM74C193 up/down counters are monolithic complementary MOS (CMOS) integrated circuits. The MM74C192 is a BCD counter, while the MM74C193 is a binary counter.

Counting up and counting down is performed by two count inputs, one being held high while the other is clocked. The outputs change on the positive-going transition of this clock.


These counters feature preset inputs that are set when load is a logical "0" and a clear which forces all outputs to "0" when it is at a logical "1". The counters also have carry and borrow outputs so that they can be cascaded using no external circuitry.

Features

- High noise margin: 1V guaranteed
- Tenth power TTL compatible: Drive 2 LPTTL loads
- Wide supply range: 3V to 15V
- Carry and borrow outputs for N-bit cascading
- Asynchronous clear
- High noise immunity: 0.45 V_{CC} (typ.)

Ordering Code:

MM74C192N	N16E	
	NICE	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
MM74C193M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
MM74C193N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide



Absolute Maximum Ratings(Note 1)

Voltage at Any Pin	–0.3V to V _{CC} + 0.3V
Operating Temperature Range (T _A)	$-40^{\circ}C$ to $+85^{\circ}C$
Storage Temperature Range (T _S)	$-65^{\circ}C$ to $+150^{\circ}C$
Maximum V _{CC} Voltage	18V
Power Dissipation (P _D)	
Dual-In-Line	700 mW
Small Outline	500 mW
Operating V _{CC} Range	3V to 15V
Lead Temperature (T _A)	
(Soldering, 10 seconds)	260°C

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The Electrical Characteristics table provides conditions for actual device operation.

DC Electrical Characteristics

Min/Max limits apply across temperature range unless otherwise noted Conditions Min Max Units Symbol Parameter Тур CMOS TO CMOS Logical "1" Input Voltage $V_{CC} = 5V$ 3.5 V_{IN(1)} ν $V_{CC} = 10V$ 8.0 v Logical "0" Input Voltage $V_{CC} = 5V$ 1.5 V V_{IN(0)} $V_{CC} = 10V$ 2.0 V Logical "1" Output Voltage $V_{CC} = 5V, I_{O} = -10 \ \mu A$ 4.5 V_{OUT(1)} ۷ $V_{CC} = 10V, I_{O} = -10 \ \mu A$ 9.0 V $V_{CC} = 5V, I_{O} = 10 \ \mu A$ Logical "0" Output Voltage 0.5 V V_{OUT(0)} $V_{CC} = 10V, I_{O} = 10 \ \mu A$ v 10 Logical "1" Input Current V_{CC} = 15V, V_{IN} = 15V 0.005 1.0 μΑ $I_{IN(1)}$ Logical "0" Input Current $V_{CC} = 15V, V_{IN} = 0V$ -0.005 -1.0 μΑ I_{IN(0)} $V_{CC} = 15V$ Supply Current 0.05 300 μΑ Icc CMOS TO LPTTL INTERFACE V_{CC} - 1.5 V_{IN(1)} Logical "1" Input Voltage $V_{CC} = 4.75V$ V $V_{CC} = 4.75V$ Logical "0" Input Voltage V_{IN(0)} 0.8 V V_{OUT(1)} Logical "1" Output Voltage $V_{CC} = 4.75V, I_{O} = -100 \ \mu A$ 2.4 V $V_{CC} = 4.75 V$, $I_{O} = 360 \ \mu A$ Logical "0" Output Voltage 0.4 V V_{OUT(0)} OUTPUT DRIVE (See Family Characteristics Data Sheet) (Short Circuit Current) $V_{CC} = 5V, V_{IN(0)} = 0V$ -1.75 Output Source Current mΑ ISOURCE $T_A = 25^{\circ}C, V_{OUT} = 0V$ $V_{CC} = 10V, V_{IN(0)} = 0V$ Output Source Current -8 mΑ ISOURCE $T_A = 25^{\circ}C, V_{OUT} = 0V$ $V_{CC} = 5V, V_{IN(1)} = 5V$ Output Sink Current 1.75 mΑ ISINK $T_A = 25^{\circ}C, V_{OUT} = V_{CC}$ Output Sink Current $V_{CC} = 10V, V_{IN(1)} = 10V$ 8 mA ISINK $T_A = 25^{\circ}C, V_{OUT} = V_{CC}$

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t _{pd}	Propagation Delay	$V_{CC} = 5V$		250	400	ns
	Time to Q from Count Up or Down	$V_{CC} = 10V$		100	160	ns
t _{pd}	Propagation Delay	$V_{CC} = 5V$		120	200	ns
	Time to Q Borrow from Count Down	$V_{CC} = 10V$		50	80	ns
t _{pd}	Propagation Delay	$V_{CC} = 5V$		120	200	ns
	Time to Carry from Count Up	$V_{CC} = 10V$		50	80	ns
t _S	Time Prior to Load	$V_{CC} = 5V$		100	160	ns
	that Data Must be Present	$V_{CC} = 10V$		30	50	ns
t _W	Minimum Clear Pulse Width	$V_{CC} = 5V$		300	480	ns
		$V_{CC} = 10V$		120	190	ns
t _W	Minimum Load Pulse Width	$V_{CC} = 5V$		100	160	ns
		$V_{CC} = 10V$		40	65	ns
t _{pd0}	Propagation Delay	$V_{CC} = 5V$		300	480	ns
t _{pd1}	Time to Q from Load	$V_{CC} = 10V$		120	190	ns
t _W	Minimum Count Pulse Width	$V_{CC} = 5V$		120	200	ns
		$V_{CC} = 10V$		35	80	ns
f _{MAX}	Maximum Count Frequency	$V_{CC} = 5V$	2.5	4		MHz
		$V_{CC} = 10V$	6	10		MHz
t _r	Count Rise and Fall Time	$V_{CC} = 5V$			15	μs
t _f		$V_{CC} = 10V$			5	μs
CIN	Input Capacitance	(Note 3)		5		pF
C _{PD}	Power Dissipation Capacitance	(Note 4)		100		pF

Note 2: AC Parameters are guaranteed by DC correlated testing.

Note 3: Capacitance is guaranteed by periodic testing.

Note 4: C_{PD} determines the no load AC power consumption of any CMOS device. For complete explanation, see Application Note AN-90.

Cascading Packages

