

October 1987 Revised January 1999

MM74C73 • MM74C76 Dual J-K Flip-Flops with Clear and Preset

General Description

The MM74C73 and MM74C76 dual J-K flip-flops are monolithic complementary MOS (CMOS) integrated circuits constructed with N- and P-channel enhancement transistors. Each flip-flop has independent J, K, clock and clear inputs and Q and Q outputs. The MM74C76 flip flops also include preset inputs and are supplied in 16 pin packages. This flip-flop is edge sensitive to the clock input and change state on the negative going transition of the clock pulse. Clear or preset is independent of the clock and is accomplished by a low level on the respective input.

Features

■ Supply voltage range: 3V to 15V

■ Tenth power TTL compatible: Drive 2 LPTTL loads

■ High noise immunity: 0.45 V_{CC} (typ.)

■ Low power: 50 nW (typ.)

■ Medium speed operation: 10 MHz (typ.)

Applications


- Automotive
- Data terminals
- Instrumentation
- · Medical electronics
- · Alarm systems
- · Industrial electronics
- · Remote metering
- Computers

Ordering Code:

Order Number Package Number		Package Number	Package Description	
	MM74C73N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide	
	MM74C76M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow	
	MM74C76N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide	


Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Connection Diagrams



Note: A logic "0" on clear sets Q to logic "0".

Top View



Note: A logic "0" on clear sets Q to a logic "0".

Note: A logic "0" on preset sets Q to a logic "1".

Top View


Truth Tables

t	t _{n+1}		
J	К	Q	
0	0	Q_n	
0	1	0	
1	0	1	
1	1	\overline{Q}_n	

	Preset	Clear	$\mathbf{Q_n}$	Q_n	
	0	0	0	0	
	0	1	1	0	
	1	0	0	1	
	1	1	Qn (Note 1)	Q _n (Note 1)	
N	Note 1: No change in output from previous state				

 t_n = bit time before clock pulse t_{n+1} = bit time after clock pulse

Logic Diagrams



Absolute Maximum Ratings(Note 2)

Voltage at Any Pin -0.3V to $V_{CC} + 0.3V$ -40°C to +85°C Operating Temperature Range -65°C to +150°C Storage Temperature

Power Dissipation

Dual-In-Line 700 mW

Small Outline 500 mW

Lead Temperature

(Soldering, 10 seconds) 260°C

Operating $V_{\rm CC}$ Range +3V to 15V

V_{CC} (Max) 18V Note 2: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of Electrical Characteristics provides conditions for actual device operation.

DC Electrical Characteristics


Min/Max limits apply across temperature range unless otherwise noted


Symbol	Parameter	Conditions	Min	Тур	Max	Units
смоs то	CMOS	L	l l			
V _{IN(1)}	Logical "1" Input Voltage	V _{CC} = 5V	3.5			V
		V _{CC} = 10V	8			V
V _{IN(0)}	Logical "0" Input Voltage	V _{CC} = 5V			1.5	V
		V _{CC} = 10V			2	V
V _{OUT(1)}	Logical "1" Output Voltage	V _{CC} = 5V	4.5			V
		V _{CC} = 10V	9			V
OUT(0)	Logical "0" Output Voltage	V _{CC} = 5V			0.5	V
		V _{CC} = 10V			1	V
IN(1)	Logical "1" Input Current	V _{CC} = 15V			1	μΑ
IN(0)	Logical "0" Input Current	V _{CC} = 15V	-1			μΑ
СС	Supply Current	V _{CC} = 15V		0.050	60	μΑ
OW POW	ER TTL TO CMOS INTERFACE	·				
√ _{IN(1)}	Logical "1" Input Voltage	V _{CC} = 4.75V	V _{CC} – 1.5			V
/ _{IN(0)}	Logical "0" Input Voltage	V _{CC} = 4.75V			0.8	V
/ _{OUT(1)}	Logical "1" Output Voltage	$V_{CC} = 4.75V$, $I_{O} = -360 \mu A$	2.4			V
V _{OUT(0)}	Logical "0" Output Voltage	$V_{CC} = 4.75V$, $I_{O} = 360 \mu A$			0.4	V
	ORIVE (See Family Characteristics	Data Sheet) (Short Circuit Current)				
SOURCE	Output Source Current	$V_{CC} = 5V, V_{IN(0)} = 0V$	-1.75			mA
		$T_A = 25$ °C, $V_{OUT} = 0$ V				
SOURCE	Output Source Current	$V_{CC} = 10V, V_{IN(0)} = 0V$	-8			mA
		$T_A = 25$ °C, $V_{OUT} = 0$ V				
SINK	Output Sink Current	$V_{CC} = 5V, V_{IN(1)} = 5V$	1.75			mA
		$T_A = 25$ °C, $V_{OUT} = V_{CC}$				
SINK	Output Sink Current	V _{CC} = 10V, V _{IN(1)} = 10V	8			mA
		T _A = 25°C, V _{OUT} = V _{CC}				


MM74C73 • MM74C76

AC Electrical Characteristics (Note 3) $T_A = 25$ °C, $C_L = 50$ pF, unless otherwise noted Conditions Parameter Min Тур Max Units C_{IN} Input Capacitance Any Input рF 180 Propagation Delay Time to a 300 $V_{CC} = 5V$ t_{pd0}, t_{pd1} ns Logical "0" or Logical "1" from V_{CC} = 10V 70 110 Clock to Q or $\overline{\mathsf{Q}}$ V_{CC} = 5V Propagation Delay Time to a 200 300 ns t_{pd0} Logical "0" from Preset or Clear $V_{CC} = 10V$ 80 130 ns V_{CC} = 5V Propagation Delay Time to a 300 ns V_{CC} = 10V Logical "1" from Preset or Clear 80 130 ns Time Prior to Clock Pulse that $V_{CC} = 5V$ 110 175 t_{S} ns $V_{CC} = 10V$ Data must be Present 45 70 ns t_{H} Time after Clock Pulse that J V_{CC} = 5V 0 V_CC = 10V -20 0 and K must be Held ns Minimum Clock Pulse Width $V_{CC} = 5V$ 120 190 t_{PW} V_{CC} = 10V $t_{WL} = t_{WH} \,$ 50 80 ns t_{PW} Minimum Preset and Clear $V_{CC} = 5V$ 90 130 ns $V_{CC} = 10V$ Pulse Width 40 60 ns t_{MAX} Maximum Toggle Frequency $V_{CC} = 5V$ 2.5 4 MHz $V_{CC} = 10V$ 11 MHz V_{CC} = 5V Clock Pulse Rise and Fall Time t_r, t_f 15 μs V_{CC} = 10V 5 μs

Note 3: AC Parameters are guaranteed by DC correlated testing.







16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

(8.255 +1.016 -0.381)

www.fairchildsemi.com