FAIRCHILD

SEMICONDUCTOR

MM74HC138 3-to-8 Line Decoder

General Description

The MM74HC138 decoder utilizes advanced silicon-gate CMOS technology and is well suited to memory address decoding or data routing applications. The circuit features high noise immunity and low power consumption usually associated with CMOS circuitry, yet has speeds comparable to low power Schottky TTL logic.

The MM74HC138 has 3 binary select inputs (A, B, and C). If the device is enabled, these inputs determine which one of the eight normally HIGH outputs will go LOW. Two active LOW and one active HIGH enables (G1, $\overline{G2A}$ and $\overline{G2B}$) are provided to ease the cascading of decoders.

September 1983 Revised February 1999

The decoder's outputs can drive 10 low power Schottky TTL equivalent loads, and are functionally and pin equivalent to the 74LS138. All inputs are protected from damage due to static discharge by diodes to V_{CC} and ground.

Features


- Typical propagation delay: 20 ns
- Wide power supply range: 2V–6V
- Low quiescent current: 80 µA maximum (74HC Series)
- Low input current: 1 μA maximum
- Fanout of 10 LS-TTL loads

Ordering Code:

Order Number	Package Number	Package Description
MM74HC138M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
MM74HC138SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HC138MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HC138N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Connection Diagram



		Input	s						Out	puts			
		Enable		Select	t								
	G1	G2 (Note 1)	С	в	Α	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
	Х	Н	Х	Х	х	н	Н	н	Н	Н	н	н	Н
	L	Х	Х	Х	Х	н	н	Н	Н	н	Н	Н	Н
	н	L	L	L	L	L	н	Н	н	н	Н	н	Н
	н	L	L	L	н	н	L	н	Н	н	н	н	Н
	н	L	L	Н	L	н	н	L	н	н	Н	Н	Н
	Н	L	L	н	Н	н	Н	н	L	Н	н	н	Н
	Н	L	н	L	L	н	н	н	Н	L	н	н	Н
	Н	L	н	L	н	н	Н	н	Н	н	L	н	Н
	Н	L	Н	н	L	н	Н	н	Н	Н	н	L	Н
	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L
HIGH Level, L = I	LOW Le	evel, X = don't care											
						+). ⊃°	F	ŗ C))	⊅∘ ⊅∘	15 Y
,	4 <u>1</u>							\bigcirc \bigcirc \bigcirc \bigcirc)	$\begin{array}{c} & & & \\ & & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & &$	
F	A <u>1</u> B <u>2</u>		-\0 -\0	→)	$\begin{array}{c} olimits \\ olimits \\ $	<u>14</u> Y
F	A <u>1</u> B <u>2</u> C <u>3</u>			→ → →								$ \stackrel{\wedge}{\rightarrow} \stackrel{\rightarrow}{\rightarrow} \rightarrow$	<u>14</u> Y <u>13</u> Y <u>12</u> Y
Ē	$A = \frac{1}{2}$ $B = \frac{2}{3}$ $C = \frac{3}{5}$			>								$\begin{array}{c} & \diamond \\ & \diamond \\ & \diamond \\ & \phi \\ & \phi \\ & \phi \end{array}$	<u>14</u> Y <u>13</u> Y <u>12</u> Y
6 6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0				> >				$ \ \ \ \ \ \ \ \ \ \ \ \ \ $				$ \overset{\diamond}{} \overset{\bullet}{} \overset{\bullet}{ \overset{\bullet}{} $	<u>14</u> y <u>13</u> y <u>12</u> y <u>11</u> y <u>10</u> y
4 E (0 22 6 27				> >				$ \$				$ \overset{\diamond}{} \overset{\bullet}{} \overset{\bullet}{ \overset{\bullet}{} $	<u>14</u> y <u>13</u> y <u>12</u> y <u>11</u> y <u>10</u> y
				→ → →								$ \overset{\diamond}{} \overset{\bullet}{} \overset{\bullet}{ \overset{\bullet}{} $	<u>14</u> Y <u>13</u> Y <u>12</u> Y
				, , ,								$ \overset{\wedge}{} \overset{\circ}{} \overset{\circ}{}$	<u>14</u> Y <u>13</u> Y <u>12</u> Y <u>11</u> Y <u>10</u> Y <u>9</u> Y
G2 <i>1</i>	ā -4-C		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~) } }								$ \overset{\wedge}{} \overset{\circ}{} \overset{\circ}{}$	<u>14</u> y <u>13</u> y <u>12</u> y <u>11</u> y <u>10</u> y
G2/)))								$ \overset{\wedge}{} \overset{\circ}{} \overset{\circ}{}$	<u>14</u> Y <u>13</u> Y <u>12</u> Y <u>11</u> Y <u>10</u> Y <u>9</u> Y
G2/	ā -4-C			\rightarrow								$ \overset{\wedge}{} \overset{\circ}{} \overset{\circ}{}$	<u>14</u> Y <u>13</u> Y <u>12</u> Y <u>11</u> Y <u>10</u> Y <u>9</u> Y
G2/	ā -4-C			${\succ}$								$ \overset{\wedge}{} \overset{\circ}{} \overset{\circ}{}$	<u>14</u> Y <u>13</u> Y <u>12</u> Y <u>11</u> Y <u>10</u> Y <u>9</u> Y

Absolute Maximum Ratings(Note 2)

(Note 3)

Recommended Operating Conditions

Supply Voltage (V _{CC})	-0.5 to + 7.0 V
DC Input Voltage (V _{IN})	$-$ 1.5 to $V_{CC}+1.5V$
DC Output Voltage (V _{OUT})	-0.5 to $V_{CC}^{}+0.5V$
Clamp Diode Current (I _{IK} , I _{OK})	\pm 20 mA
DC Output Current, per pin (I _{OUT})	\pm 25 mA
DC V_{CC} or GND Current, per pin (I _{CC})	\pm 50 mA
Storage Temperature Range (T _{STG})	- 65°C to $+$ 150°C
Power Dissipation (P _D)	
(Note 4)	600 mW
S.O. Package only	500 mW
Lead Temperature (T _L)	
(Soldering 10 seconds)	260°C

	Min	Max	Units
Supply Voltage (V _{CC})	2	6	V
DC Input or Output Voltage	0	V _{CC}	V
(V _{IN} , V _{OUT})			
Operating Temperature Range (T _A)	-40	+85	°C
Input Rise or Fall Times			
$(t_r, t_f) V_{CC} = 2.0V$		1000	ns
$V_{CC} = 4.5V$		500	ns
$V_{CC} = 6.0V$		400	ns
Note 2: Absolute Maximum Ratings are those	e values	beyond wh	ich dam-

MM74HC138

age to the device may occur.

Note 3: Unless otherwise specified all voltages are referenced to ground. Note 4: Power Dissipation temperature derating — plastic "N" package: – 12 mW/°C from 65°C to 85°C.

DC Electrical Characteristics (Note 5)


Symbol	Parameter	Conditions	V _{cc}	T _A =	≥25°C	$T_A=-40$ to $85^\circ C$	Units
Symbol	Falameter	conditions	•00	Тур	Guar	anteed Limits	Units
VIH	Minimum HIGH Level		2.0V		1.5	1.5	V
	Input Voltage		4.5V		3.15	3.15	V
			6.0V		4.2	4.2	V
VIL	Maximum LOW Level		2.0V		0.5	0.5	V
	Input Voltage		4.5V		1.35	1.35	V
			6.0V		1.8	1.8	V
V _{OH}	Minimum HIGH Level	$V_{IN} = V_{IH} \text{ or } V_{IL}$					
	Output Voltage	I _{OUT} ≤ 20 μA	2.0V	2.0	1.9	1.9	V
			4.5V	4.5	4.4	4.4	V
			6.0V	6.0	5.9	5.9	V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$					
		I _{OUT} ≤ 4.0 mA	4.5V	4.2	3.98	3.84	V
		I _{OUT} ≤ 5.2 mA	6.0V	5.7	5.48	5.34	V
V _{OL}	Maximum LOW Level	$V_{IN} = V_{IH} \text{ or } V_{IL}$					
	Output Voltage	I _{OUT} ≤ 20 μA	2.0V	0	0.1	0.1	V
			4.5V	0	0.1	0.1	V
			6.0V	0	0.1	0.1	V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$					
		I _{OUT} ≤ 4.0 mA	4.5V	0.2	0.26	0.33	V
		I _{OUT} ≤ 5.2 mA	6.0V	0.2	0.26	0.33	V
I _{IN}	Maximum Input	$V_{IN} = V_{CC}$ or GND	6.0V		±0.1	±1.0	μA
	Current						
I _{CC}	Maximum Quiescent	$V_{IN} = V_{CC}$ or GND	6.0V		8.0	80	μA
	Supply Current	$I_{OUT} = 0 \ \mu A$					

Note 5: For a power supply of 5V \pm 10% the worst case output voltages (V_{OH}, and V_{OL}) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case V_H and V_{IL} occur at V_{CC} = 5.5V and 4.5V respectively. (The V_{IH} value at 5.5V is 3.85V.) The worst case leakage current (I_{IN}, I_{CC}, and I_{OZ}) occur for CMOS at the higher voltage and so the 6.0V values should be used.


www.fairchildsemi.com


3

$V_{CC} = 5V,$	$T_A = 25^{\circ}C, C_L = 15 \text{ pF}, t_r = t_f = 6 \text{ r}$	าร					
Symbol	Parameter		ditions		Тур	Guaranteed Limit	Un
t _{PLH}	Maximum Propagation				18	25	n
	Delay, Binary Select to any Ou	tput					
t _{PHL}	Maximum Propagation				28	35	n
	Delay, Binary Select to any Out	tput					
t _{PHL} , t _{PLH}	Maximum Propagation				18	25	n
	Delay, G1 to any Output						
t _{PHL}	Maximum Propagation				23	30	r
	Delay G2A or G2B to						
	Output						
t _{PLH}	Maximum Propagation				18	25	r
	Delay G2A or G2B to Output						
touu	Maximum Propagation				450	189	
C _L = 50 pl	F, $t_r = t_f = 6$ ns (unless otherwise sp	pecified)					
Symbol	Parameter	Conditions	V _{cc}		25°C	T _A = -40 to 85 aranteed Limits	°C
touu	Maximum Propagation			Тур			
t _{PLH}			2.0V	75	150		
PLH	Delay Binary Select to		2.0V 4.5V	75 15	30	38	
ΨLH	1 0		-	-			
t _{PHL}	Delay Binary Select to		4.5V	15	30	38	
	Delay Binary Select to any Output LOW-to-HIGH		4.5V 6.0V	15 13	30 26	38 32	
	Delay Binary Select to any Output LOW-to-HIGH Maximum Propagation		4.5V 6.0V 2.0V	15 13 100	30 26 200	38 32 252	
	Delay Binary Select to any Output LOW-to-HIGH Maximum Propagation Delay Binary Select to any		4.5V 6.0V 2.0V 4.5V	15 13 100 20	30 26 200 40	38 32 252 50	
t _{PHL}	Delay Binary Select to any Output LOW-to-HIGH Maximum Propagation Delay Binary Select to any Output HIGH-to-LOW		4.5V 6.0V 2.0V 4.5V 6.0V	15 13 100 20 17	30 26 200 40 34	38 32 252 50 43	
t _{PHL}	Delay Binary Select to any Output LOW-to-HIGH Maximum Propagation Delay Binary Select to any Output HIGH-to-LOW Maximum Propagation		4.5V 6.0V 2.0V 4.5V 6.0V 2.0V	15 13 100 20 17 75	30 26 200 40 34 150	38 32 252 50 43 189	
t _{PHL}	Delay Binary Select to any Output LOW-to-HIGH Maximum Propagation Delay Binary Select to any Output HIGH-to-LOW Maximum Propagation Delay G1 to any		4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V	15 13 100 20 17 75 15	30 26 200 40 34 150 30	38 32 252 50 43 189 38	
t _{PHL}	Delay Binary Select to any Output LOW-to-HIGH Maximum Propagation Delay Binary Select to any Output HIGH-to-LOW Maximum Propagation Delay G1 to any Output		4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V	15 13 100 20 17 75 15 13	30 26 200 40 34 150 30 26	38 32 252 50 43 189 38 32	
t _{PHL}	Delay Binary Select to any Output LOW-to-HIGH Maximum Propagation Delay Binary Select to any Output HIGH-to-LOW Maximum Propagation Delay G1 to any Output Maximum Propagation		4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V	15 13 100 20 17 75 15 13 82	30 26 200 40 34 150 30 26 175	38 32 252 50 43 189 38 32 221	
t _{PHL}	Delay Binary Select to any Output LOW-to-HIGH Maximum Propagation Delay Binary Select to any Output HIGH-to-LOW Maximum Propagation Delay G1 to any Output Maximum Propagation Delay G2A or G2B to		4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 4.5V	15 13 100 20 17 75 15 13 82 28	30 26 200 40 34 150 30 26 175 35	38 32 252 50 43 189 38 32 221 44	
t _{PHL} , t _{PLH}	Delay Binary Select to any Output LOW-to-HIGH Maximum Propagation Delay Binary Select to any Output HIGH-to-LOW Maximum Propagation Delay G1 to any Output Maximum Propagation Delay G2A or G2B to Output		4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V	15 13 100 20 17 75 15 13 82 28 22	30 26 200 40 34 150 30 26 175 35 30	38 32 252 50 43 189 38 32 221 44 37	
t _{PHL} , t _{PLH}	Delay Binary Select to any Output LOW-to-HIGH Maximum Propagation Delay Binary Select to any Output HIGH-to-LOW Maximum Propagation Delay G1 to any Output Maximum Propagation Delay G2A or G2B to Output Maximum Propagation		4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V	15 13 100 20 17 75 15 13 82 28 22 75	30 26 200 40 34 150 30 26 175 35 30 150	38 32 252 50 43 189 38 32 221 44 37 189	
t _{PHL} , t _{PLH}	Delay Binary Select to any Output LOW-to-HIGH Maximum Propagation Delay Binary Select to any Output HIGH-to-LOW Maximum Propagation Delay G1 to any Output Maximum Propagation Delay G1 to any Output Maximum Propagation Delay G2A or G2B to Output Maximum Propagation Delay G2A or G2B to Delay G2A or G2B to		4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V	15 13 100 20 17 75 15 13 82 28 22 75 15	30 26 200 40 34 150 30 26 175 35 30 150 30	38 32 252 50 43 189 38 32 221 44 37 189 38	
^t рні, t _{Рі} н t _{Рні} , t _{Рі} н	Delay Binary Select to any Output LOW-to-HIGH Maximum Propagation Delay Binary Select to any Output HIGH-to-LOW Maximum Propagation Delay G1 to any Output Maximum Propagation Delay G2A or G2B to Output Maximum Propagation Delay G2A or G2B to Output		4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V	15 13 100 20 17 75 15 13 82 28 22 75 15 13	30 26 200 40 34 150 30 26 175 35 30 150 30 26	38 32 252 50 43 189 38 32 221 44 37 189 38 32	
^t рні, t _{Рі} н t _{Рні} , t _{Рі} н	Delay Binary Select to any Output LOW-to-HIGH Maximum Propagation Delay Binary Select to any Output HIGH-to-LOW Maximum Propagation Delay G1 to any Output Maximum Propagation Delay G2A or G2B to Output Maximum Propagation Delay G2A or G2B to Output Output Rise and		4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V	15 13 100 20 17 75 15 13 82 28 22 75 15 13 30 8 7	30 26 200 40 34 150 30 26 175 35 30 150 30 26 75 15 13	38 32 252 50 43 189 38 32 221 44 37 189 38 32 38 32 95 19 16	
^t рні, t _{Рі} н t _{Рні} , t _{Рі} н	Delay Binary Select to any Output LOW-to-HIGH Maximum Propagation Delay Binary Select to any Output HIGH-to-LOW Maximum Propagation Delay G1 to any Output Maximum Propagation Delay G2A or G2B to Output Maximum Propagation Delay G2A or G2B to Output Output Rise and		4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V	15 13 100 20 17 75 15 13 82 28 22 75 15 13 30 8	30 26 200 40 34 150 30 26 175 35 30 150 30 26 75 15	38 32 252 50 43 189 38 32 221 44 37 189 38 32 38 32 95 19	
^ф нц. ^ф нц. ^ф рцн ^ф цн [†] рцн [†] тцн, [†] тнц	Delay Binary Select to any Output LOW-to-HIGH Maximum Propagation Delay Binary Select to any Output HIGH-to-LOW Maximum Propagation Delay G1 to any Output Maximum Propagation Delay G2A or G2B to Output Maximum Propagation Delay G2A or G2B to Output Output Rise and Fall Time	(Note 6)	4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V	15 13 100 20 17 75 15 13 82 28 22 75 15 13 30 8 7	30 26 200 40 34 150 30 26 175 35 30 150 30 26 75 15 13	38 32 252 50 43 189 38 32 221 44 37 189 38 32 38 32 95 19 16	



5





Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.