## FAIRCHILD

SEMICONDUCTOR

# MM74HC273 Octal D-Type Flip-Flops with Clear

#### **General Description**

The MM74HC273 edge triggered flip-flops utilize advanced silicon-gate CMOS technology to implement D-type flip-flops. They possess high noise immunity, low power, and speeds comparable to low power Schottky TTL circuits. This device contains 8 master-slave flip-flops with a common clock and common clear. Data on the D input having the specified setup and hold times is transferred to the Q output on the LOW-to-HIGH transition of the CLOCK input. The CLEAR input when LOW, sets all outputs to a low state.

Each output can drive 10 low power Schottky TTL equivalent loads. The MM74HC273 is functionally as well as pin compatible to the 74LS273. All inputs are protected from damage due to static discharge by diodes to  $V_{CC}$  and ground.

September 1983


Revised February 1999

#### Features


- Typical propagation delay: 18 ns
- Wide operating voltage range
- Low input current: 1 μA maximum
- Low quiescent current: 80 µA (74 Series)
- Output drive: 10 LS-TTL loads

#### **Ordering Code:**

Order Number	Package Number	Package Description
MM74HC273M	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-153, 0.300" Wide
MM74HC273SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HC273MTC	MTC20	20-Lead thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HC273N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Devices also available i	in Tape and Reel. Specify	by appending the suffix letter "X" to the ordering code.



© 1999 Fairchild Semiconductor Corporation DS005331.prf



#### Absolute Maximum Ratings(Note 1) (Note 2)

# Recommended Operating Conditions

Supply Voltage (V <sub>CC</sub> )	-0.5 to +7.0V
DC Input Voltage (V <sub>IN</sub> )	$-1.5$ to $V_{CC}{+}1.5V$
DC Output Voltage (V <sub>OUT</sub> )	–0.5 to $V_{CC}$ +0.5V
Clamp Diode Current (I <sub>IK</sub> , I <sub>OK</sub> )	±20 mA
DC Output Current, per pin (I <sub>OUT</sub> )	±25 mA
DC $V_{CC}$ or GND Current, per pin (I <sub>CC</sub> )	±50 mA
Storage Temperature Range (T <sub>STG</sub> )	$-65^{\circ}C$ to $+150^{\circ}C$
Power Dissipation (P <sub>D</sub> )	
(Note 3)	600 mW
S.O. Package only	500 mW
Lead Temperature (T <sub>L</sub> )	
(Soldering 10 seconds)	260°C

	Min	Max	Units				
Supply Voltage (V <sub>CC</sub> )	2	6	V				
DC Input or Output Voltage							
(V <sub>IN</sub> , V <sub>OUT</sub> )	0	V <sub>CC</sub>	V				
Operating Temperature Range (T <sub>A</sub> )	-40	+85	°C				
Input Rise or Fall Times							
$(t_r, t_f) V_{CC} = 2.0V$		1000	ns				
$V_{CC} = 4.5V$		500	ns				
$V_{CC} = 6.0V$		400	ns				
Note 1: Absolute Maximum Ratings are those values beyond which dam-							

Note 1: Absolute Maximum Ratings are those values beyond which dam age to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground. Note 3: Power Dissipation temperature derating — plastic "N" package: – 12 mW/°C from 65°C to 85°C.

### DC Electrical Characteristics (Note 4)

Symbol	Parameter	Conditions	Vcc	T <sub>A</sub> = 25°C		$T_A = -40$ to $85^{\circ}C$	$T_A = -55$ to $125^{\circ}C$	Units
Symbol			*CC	Тур		Guaranteed L		
V <sub>IH</sub>	Minimum HIGH Level		2.0V		1.5	1.5	1.5	V
	Input Voltage		4.5V		3.15	3.15	3.15	V
			6.0V		4.2	4.2	4.2	V
VIL	Maximum LOW Level		2.0V		0.5	0.5	0.5	V
	Input Voltage		4.5V		1.35	1.35	1.35	V
			6.0V		1.8	1.8	1.8	V
V <sub>OH</sub>	Minimum HIGH Level	$V_{IN} = V_{IH} \text{ or } V_{IL}$						
	Output Voltage	$ I_{OUT}  \le 20 \ \mu A$	2.0V	2.0	1.9	1.9	1.9	V
			4.5V	4.5	4.4	4.4	4.4	V
			6.0V	6.0	5.9	5.9	5.9	-
		$V_{IN} = V_{IH} \text{ or } V_{IL}$						
		$ I_{OUT}  \le 4.0 \text{ mA}$	4.5V	4.2	3.98	3.84	3.7	V
		$ I_{OUT}  \le 5.2 \text{ mA}$	6.0V 5.7 5.48 5.34	5.34	5.2	V		
V <sub>OL</sub>	Maximum LOW Level	$V_{IN} = V_{IH} \text{ or } V_{IL}$						
	Output Voltage	$ I_{OUT}  \le 20 \ \mu A$	2.0V	0	0.1	0.1	0.1	V
			4.5V	0	0.1	0.1	0.1	V
			6.0V	0	0.1	0.1	0.1	V
		$V_{IN} = V_{IH}$ or $V_{IL}$						
		$ I_{OUT}  \le 4 \text{ mA}$	4.5V	0.2	0.26	0.33	0.4	V
		$ I_{OUT}  \le 5.2 \text{ mA}$ 6.0V 0.2	0.2	0.26	0.33	0.4	V	
I <sub>IN</sub>	Maximum Input	$V_{IN} = V_{CC}$ or GND	6.0V		±0.1	±1.0	±1.0	μA
	Current							
I <sub>CC</sub>	Maximum Quiescent	$V_{IN} = V_{CC}$ or GND	6.0V		8	80	160	μA
	Supply Current	$I_{OUT} = 0 \ \mu A$						


Note 4: For a power supply of 5V  $\pm$ 10% the worst case output voltages (V<sub>OH</sub>, and V<sub>OL</sub>) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case V<sub>IH</sub> and V<sub>IL</sub> occur at V<sub>CC</sub> = 5.5V and 4.5V respectively. (The V<sub>IH</sub> value at 5.5V is 3.85V.) The worst case leakage current (I<sub>IN</sub>, I<sub>CC</sub>, and I<sub>OZ</sub>) occur for CMOS at the higher voltage and so the 6.0V values should be used.


3

www.fairchildsemi.com


# **MM74HC273**

Symbo	$T_{A} = 25^{\circ}C, C_{L} = 15 \text{ pF}, t_{r} = t_{f}$		Conditions			Тур	Guaranteed Limit	Uni
f <sub>MAX</sub> Maximum Operating Frequency						50	30	MH
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation	1				18	27	ns
	Delay, Clock to Output					-		
t <sub>PHL</sub>		Maximum Propagation				18	27	ns
	Delay, Clear to Output							
t <sub>REM</sub>	Minimum Removal Tir	ne,				10	20	ns
	Clear to Clock							
ts	Minimum Setup Time					10	20	ns
	Data to Clock							
t <sub>H</sub>	Minimum Hold Time					-2	0	ns
	Clock to Data							
t <sub>W</sub>	Minimum Pulse Width					10	16	ns
	Clock or Clear							
C <sub>L</sub> = 50 pF	<b>lectrical Charac</b> $f_r t_r = t_f = 6 \text{ ns (unless otherwind)}$	se specified)	1	T <sub>A</sub> =	25°C	T <sub>A</sub> = -40 to 85	°C T <sub>A</sub> = −55 to 12	5°C
Symbol	Parameter	Conditions	V <sub>cc</sub>	Тур	1	Guarantee		
f <sub>MAX</sub>	Maximum Operating		2.0V	16	5	4	3	
WIPON	Frequency		4.5V	74	27	21	18	
			6.0V	78	31	24	20	
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation		2.0V	38	135	170	205	
	Delay, Clock to Output		4.5V	14	27	34	41	
			6.0V	12	23	29	35	
t <sub>PHL</sub>	Maximum Propagation		2.0V	42	135	170	205	
	Delay, Clear to Output		4.5V	19	27	34	41	
			6.0V	18	23	29	35	
t <sub>REM</sub>	Minimum Removal Time		2.0V	0	25	32	37	
	Clear to Clock		4.5V	0	5	6	7	
	Misisson Ostar Tiras		6.0V	0	4	5 125	6	
t <sub>s</sub>	Minimum Setup Time		2.0V	26 7	100	-	150	
	Data to Clock		4.5V 6.0V	5	20 17	25 21	30 25	
t <sub>H</sub>	Minimum Hold Time		2.0V		0	0	0	
11	Clock to Data		4.5V	-6	0	0	0	
			6.0V	-4	0	0	0	
t <sub>W</sub>	Minimum Pulse Width		2.0V	34	80	100	120	
	Clock or Clear		4.5V	11	16	20	24	
			6.0V	10	14	18	20	
t <sub>r</sub> , t <sub>f</sub>	Maximum Input Rise and		2.0V		1000	1000	1000	
	Fall Time, Clock		4.5V		500	500	500	
			6.0V		400	400	400	
t <sub>THL</sub> , t <sub>TLH</sub>	Maximum Output Rise		2.0V	28	75	95	110	
	and Fall Time		4.5V	11	15	19	22	
			6.0V	9	13	16	19	
C <sub>PD</sub>	Power Dissipation Capacitance (Note 5)	(per flip-flop)		45				
	Maximum Input		1	7	10	10	10	





**MM74HC273** 



Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.