

September 1983 Revised February 1999

## MM74HC374 3-STATE Octal D-Type Flip-Flop

#### **General Description**

The MM74HC374 high speed Octal D-Type Flip-Flops utilize advanced silicon-gate CMOS technology. They possess the high noise immunity and low power consumption of standard CMOS integrated circuits, as well as the ability to drive 15 LS-TTL loads. Due to the large output drive capability and the 3-STATE feature, these devices are ideally suited for interfacing with bus lines in a bus organized system.

These devices are positive edge triggered flip-flops. Data at the D inputs, meeting the setup and hold time requirements, are transferred to the Q outputs on positive going transitions of the CLOCK (CK) input. When a high logic level is applied to the OUTPUT CONTROL (OC) input, all outputs go to a high impedance state, regardless of what signals are present at the other inputs and the state of the storage elements.

The 74HC logic family is speed, function, and pinout compatible with the standard 74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to V<sub>CC</sub> and ground.

#### **Features**

- Typical propagation delay: 20 ns
- Wide operating voltage range: 2-6V
- Low input current: 1 µA maximum
- Low quiescent current: 80 µA maximum
- Compatible with bus-oriented systems
- Output drive capability: 15 LS-TTL loads


#### **Ordering Code:**

Order Number	Package Number	Package Description
MM74HC374WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
MM74HC374SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HC374MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HC374N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### **Connection Diagram**

#### Pin Assignments for DIP, SOIC, SOP and TSSOP



#### **Truth Table**

Output	Clock	Data	Output
Control			
L	1	Н	Н
L	1	L	L
L	L	Х	$Q_0$
Н	X	X	Z

- H = HIGH Level
- L = LOW Level
- ↑ = Transition from LOW-to-HIGH

Z = High Impedance State  $Q_0$  = The level of the output before steady state input conditions were

#### **Absolute Maximum Ratings**(Note 1)

(Note 2)

Supply Voltage (V <sub>CC</sub> )	-0.5 to $+7.0$ V
DC Input Voltage (V <sub>IN</sub> )	$-1.5$ to $V_{CC} + 1.5V$
DC Output Voltage (V <sub>OUT</sub> )	$-0.5$ to $V_{CC}$ $+0.5V$
Clamp Diode Current (I <sub>IK</sub> , I <sub>OK</sub> )	±20 mA
DC Output Current, per pin (I <sub>OUT</sub> )	±35 mA
DC $V_{CC}$ or GND Current, per pin ( $I_{CC}$ )	±70 mA
Storage Temperature Range (T <sub>STG</sub> )	-65°C to +150°C
Power Dissipation (P <sub>D</sub> )	
(NI-+- O)	

 (Note 3)
 600 mW

 S.O. Package only
 500 mW

Lead Temperature  $(T_L)$ 

(Soldering 10 seconds)

# Recommended Operating Conditions

	Min	Max	Units
Supply Voltage (V <sub>CC</sub> )	2	6	V
DC Input or Output Voltage			
(V <sub>IN</sub> , V <sub>OUT</sub> )	0	$V_{CC}$	V
Operating Temperature Range (T <sub>A</sub> )	-40	+85	°C
Input Rise or Fall Times			
$(t_r, t_f) \ V_{CC} = 2.0V$		1000	ns
$V_{CC} = 4.5V$		500	ns
$V_{CC} = 6.0V$		400	ns

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation temperature derating — plastic "N" package: –
12 mW/°C from 65°C to 85°C.

#### **DC Electrical Characteristics**

Parameter	Conditions	v <sub>cc</sub>	T <sub>A</sub> = 25°C		$T_A = -40 \text{ to } 85^{\circ}\text{C}$	T <sub>A</sub> = -55 to 125°C	Units
Faranteter			Тур		Guaranteed Limits		Units
Minimum HIGH Level		2.0V		1.5	1.5	1.5	V
Input Voltage		4.5V		3.15	3.15	3.15	V
		6.0V		4.2	4.2	4.2	V
Maximum LOW Level		2.0V		0.5	0.5	0.5	V
Input Voltage		4.5V		1.35	1.35	1.35	V
		6.0V		1.8	1.8	1.8	V
Minimum HIGH Level	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>						
Output Voltage	$ I_{OUT}  \le 20 \mu A$	2.0V	2.0	1.9	1.9	1.9	V
		4.5V	4.5	4.4	4.4	4.4	V
		6.0V	6.0	5.9	5.9	5.9	V
	$V_{IN} = V_{IH}$ or $V_{IL}$						
	$ I_{OUT}  \le 6.0 \text{ mA}$	4.5V	4.2	3.98	3.84	3.7	V
	$ I_{OUT}  \le 7.8 \text{ mA}$	6.0V	5.7	5.48	5.34	5.2	V
Maximum LOW Level	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>						
Output Voltage	$ I_{OUT}  \le 20 \mu A$	2.0V	0	0.1	0.1	0.1	V
		4.5V	0	0.1	0.1	0.1	V
		6.0V	0	0.1	0.1	0.1	V
	$V_{IN} = V_{IH}$ or $V_{IL}$						
	$ I_{OUT}  \le 6.0 \text{ mA}$	4.5V	0.2	0.26	0.33	0.4	V
	$ I_{OUT}  \le 7.8 \text{ mA}$	6.0V	0.2	0.26	0.33	0.4	V
Maximum Input	V <sub>IN</sub> = V <sub>CC</sub> or GND	6.0V		±0.1	±1.0	±1.0	μА
Current							
Maximum 3-STATE	$V_{IN} = V_{IH}$ , $OC = V_{IH}$	6.0V		±0.5	±5	±10	μΑ
Output Leakage	$V_{OUT} = V_{CC}$ or GND						
Current							
Maximum Quiescent	V <sub>IN</sub> = V <sub>CC</sub> or GND	6.0V		8.0	80	160	μΑ
Supply Current	$I_{OUT} = 0 \mu A$						
	Input Voltage  Maximum LOW Level Input Voltage  Minimum HIGH Level Output Voltage  Maximum LOW Level Output Voltage  Maximum Input Current Maximum 3-STATE Output Leakage Current Maximum Quiescent	$\begin{array}{c c} \mbox{Minimum HIGH Level} \\ \mbox{Input Voltage} \\ \mbox{Maximum LOW Level} \\ \mbox{Input Voltage} \\ \mbox{Minimum HIGH Level} \\ \mbox{Output Voltage} \\ \mbox{VIN} = V_{IH} \mbox{ or } V_{IL} \\ \mbox{II}_{OUT}   \leq 20  \mu \mbox{A} \\ \mbox{VIN} = V_{IH} \mbox{ or } V_{IL} \\ \mbox{II}_{OUT}   \leq 6.0 \mbox{ mA} \\ \mbox{II}_{OUT}   \leq 7.8 \mbox{ mA} \\ \mbox{Maximum LOW Level} \\ \mbox{Output Voltage} \\ \mbox{VIN} = V_{IH} \mbox{ or } V_{IL} \\ \mbox{II}_{OUT}   \leq 20  \mu \mbox{A} \\ \mbox{VIN} = V_{IH} \mbox{ or } V_{IL} \\ \mbox{II}_{OUT}   \leq 6.0 \mbox{ mA} \\ \mbox{II}_{OUT}   \leq 6.0 \mbox{ mA} \\ \mbox{II}_{OUT}   \leq 7.8 \mbox{ mA} \\ \mbox{Maximum Input} \\ \mbox{Current} \\ \mbox{Maximum 3-STATE} \\ \mbox{Output Leakage} \\ \mbox{Current} \\ \mbox{VIN} = V_{CC} \mbox{ or } \mbox{GND} \\ \mbox{VIN} = V_{CC} \mbox{ or } \mbox{CND} \\ \mbox{VIN} = V_{CC}  o$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Parameter         Conditions         V <sub>CC</sub> Typ           Minimum HIGH Level Input Voltage         2.0V         1.5           Input Voltage         4.5V         3.15           Maximum LOW Level Input Voltage         2.0V         0.5           Minimum HIGH Level Output Voltage $V_{IN} = V_{IH}$ or $V_{IL}$ Input $V_{IL}$ $V_{IN} = V_{IH}$ or $V_{IL}$ $V_{IN} = V_{IH}$ $V_{IL}$ $V_{IN} = V_{IH}$ $V_{IL}$ $V$	Parameter   Conditions   V <sub>CC</sub>   Typ   Guaranteed L	Parameter   Conditions   V <sub>CC</sub>   Typ   Guaranteed Limits

260°C

Note 4: For a power supply of 5V  $\pm 10\%$  the worst case output voltages ( $V_{OH}$ , and  $V_{OL}$ ) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case  $V_{IH}$  and  $V_{IL}$  occur at  $V_{CC} = 5.5V$  and 4.5V respectively. (The  $V_{IH}$  value at 5.5V is 3.85V.) The worst case leakage current ( $I_{IN}$ ,  $I_{CC}$ , and  $I_{OZ}$ ) occur for CMOS at the higher voltage and so the 6.0V values should be used.

### **AC Electrical Characteristics**


 $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ ,  $t_r = t_f = 6$  ns

Symbol	Parameter	Conditions	Тур	Guaranteed Limit	Units
f <sub>MAX</sub>	Maximum Operating		50	35	MHz
	Frequency				
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation	C <sub>L</sub> =45 pF	20	32	ns
	Delay Clock to Q				
t <sub>PZH</sub> , t <sub>PZL</sub>	Maximum Output Enable	$R_L = k\Omega$			
	Time	C <sub>L</sub> =45 pF	19	28	ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Maximum Output Disable	$R_L = k\Omega$	17	25	ns
	Time	C <sub>L</sub> =5 pF			
t <sub>S</sub>	Minimum Setup Time			20	ns
t <sub>H</sub>	Minimum Hold Time			5	ns
t <sub>W</sub>	Minimum Pulse Width		9	16	ns

AC Electrical Characteristics  $V_{CC} = 2.0-6.0V, C_L = 50 \text{ pF}, t_r = t_f = 6 \text{ ns}$  (unless otherwise specified)

Symbol	Parameter	Conditions	V <sub>CC</sub> T,		25°C	$T_A = -40 \text{ to } 85^{\circ}\text{C}$	T <sub>A</sub> = -55 to 125°C	Units
Symbol			*cc	Тур		Guaranteed Limits		Units
f <sub>MAX</sub>	Maximum Operating	C <sub>L</sub> = 50 pF	2.0V		6	5	4	MHz
	Frequency		4.5V		30	24	20	MHz
			6.0V		35	28	23	MHz
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation	C <sub>L</sub> = 50 pF	2.0V	68	180	225	270	ns
	Delay, Clock to Q	C <sub>L</sub> = 150 pF	2.0V	110	230	288	345	ns
		C <sub>L</sub> = 50 pF	4.5V	22	36	45	48	ns
		C <sub>L</sub> = 150 pF	4.5V	30	46	57	69	ns
		C <sub>L</sub> = 50 pF	6.0V	20	31	39	46	ns
		C <sub>L</sub> = 150 pF	6.0V	28	40	50	60	ns
$t_{PZH},t_{PZL}$	Maximum Output	$R_L = 1 k\Omega$						
	Enable Time	C <sub>L</sub> = 50 pF	2.0V	50	150	189	225	ns
		C <sub>L</sub> = 150 pF	2.0V	80	200	250	300	ns
		C <sub>L</sub> = 50 pF	4.5V	21	30	37	45	ns
		C <sub>L</sub> = 150 pF	4.5V	30	40	50	60	ns
		C <sub>L</sub> = 50 pF	6.0V	19	26	31	39	ns
		$C_L = 150 \text{ pF}$	6.0V	26	35	44	53	ns
$t_{PHZ},t_{PLZ}$	Maximum Output	$R_L = 1 k\Omega$	2.0V	50	150	189	225	ns
	Disable Time	$C_L = 50 pF$	4.5V	21	30	37	45	ns
			6.0V	19	26	31	39	ns
t <sub>S</sub>	Minimum Setup Time		2.0V		50	60	75	ns
			4.5V		9	13	15	ns
			6.0V		9	11	13	ns
t <sub>H</sub>	Minimum Hold Time		2.0V		5	30	5	ns
			4.5V		5	5	5	ns
			6.0V		5	5	5	ns
t <sub>W</sub>	Minimum Pulse Width		2.0V	30	80	100	120	ns
			4.5V	9	16	20	24	ns
			6.0V	8	14	18	20	ns
t <sub>THL</sub> , t <sub>TLH</sub>	Maximum Output Rise	C <sub>L</sub> = 50 pF	2.0V	25	60	75	90	ns
	and Fall Time		4.5V	7	12	15	18	ns
			6.0V	6	10	13	15	ns
t <sub>r</sub> , t <sub>f</sub>	Maximum Input Rise and		2.0V		1000	1000	1000	ns
	Fall Time, Clock		4.5V		500	500	500	ns
			6.0V		400	400	400	ns
C <sub>PD</sub>	Power Dissipation	(per flip-flop)						
	Capacitance (Note 5)	$OC = V_{CC}$		30				pF
		OC=GND		50				pF
C <sub>IN</sub>	Maximum Input Capacitance			5	10	10	10	pF


Note 5:  $C_{PD}$  determines the no load dynamic power consumption,  $P_D = C_{PD} \ V_{CC}^2 f + I_{CC} \ V_{CC}$ , and the no load dynamic current consumption,  $I_S = C_{PD} \ V_{CC} \ f + I_{CC}$ .



5

# Physical Dimensions inches (millimeters) unless otherwise noted (Continued) -0.20 64 4.4±0.1 -B-32 PIN #1 IDENT. -LAND PATTERN RECOMMENDATION SEE DETAIL A -0.90+0.15 -0.10 0.09-0.20 0.19-0.30 | \$\P\$ | 0.10\P\$ | A B\$ | C\$ -12.00° R0.09min GAGE PLANE DIMENSIONS ARE IN MILLIMETERS NOTES: A. CONFORMS TO JEDEC REGISTRATION MD-153, VARIATION AC, REF NOTE 6, DATE 7/93. -0.6±0.1-R0.09mln B. DIMENSIONS ARE IN MILLIMETERS. C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLDS FLASH, AND TIE BAR EXTRUSIONS. DETAIL A D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982. 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Package Number MTC20



20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N20A

#### LIFE SUPPORT POLICY

(8.255 +1.016) -0.381)

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com