

September 1983 Revised February 1999

MM74HC423A Dual Retriggerable Monostable Multivibrator

General Description

The 74HC423A high speed monostable multivibrators (one shots) utilize advanced silicon-gate CMOS technology. They feature speeds comparable to low power Schottky TTL circuitry while retaining the low power and high noise immunity characteristic of CMOS circuits.

Each multivibrator features both a negative, A, and a positive, B, transition triggered input, either of which can be used as an inhibit input. Also included is a clear input that when taken LOW resets the one shot. The MM74HC423A cannot be triggered from clear.

The MM74HC423A is retriggerable. That is, it may be triggered repeatedly while its outputs are generating a pulse and the pulse will be extended.

Pulse width stability over a wide range of temperature and supply is achieved using linear CMOS techniques. The output pulse equation is simply: $PW = (R_{EXT}) \ (C_{EXT}); \ where \ PW$

is in seconds, R is in ohms, and C is in farads. All inputs are protected from damage due to static discharge by diodes to V_{CC} and ground.

Features

- Typical propagation delay: 40 ns
- Wide power supply range: 2V-6V
- Low quiescent current: 80 µA maximum (74HC Series)
- Low input current: 1 µA maximum
- Fanout of 10 LS-TTL loads
- Simple pulse width formula T = RC
- Wide pulse range: 400 ns to ∞ (typ)
- Part to part variation: ±5% (typ)
- Schmitt Trigger A & B inputs allow infinite rise and fall times on these inputs


Ordering Code:

Order Number	Package Number	Package Description
MM74HC423AM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
MM74HC423ASJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HC423AMTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HC423AN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide


Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagrams

Pin Assignments for DIP, SOIC, SOP and TSSOP



Top View




Note: Pin 6 and Pin 14 must be hard-wired to GND.

Truth Table

	Inputs	Outputs		
Clear	Α	В	Q	σ
L	Х	Х	L	Н
Х	Н	Х	L	Н
Х	Х	L	L	Н
Н	L	1	-7-	7
Н	\downarrow	Н	小	ᇺ

- H = HIGH Level
 L = LOW Level
 ↑ = Transition from LOW-to-High
 ↓ = Transition from HIGH-to-LOW
 ⊥ = One HIGH Level Pulse
 □ = One LOW Level Pulse
 X = Irrelevant

Logic Diagram



Theory of Operation A CLEAR VREF2 VREF1 VREF1 VREF1 VREF1 VREF1

- POSITIVE EDGE TRIGGER
 NEGATIVE EDGE TRIGGER
 POSITIVE EDGE TRIGGER
- POSITIVE EDGE RE-TRIGGER (PULSE LENGTHENING)
- ® RESET PULSE SHORTENING

FIGURE 1.

TRIGGER OPERATION

As shown in Figure 1 and the Logic Diagram before an input trigger occurs, the one-shot is in the quiescent state with the Q output LOW, and the timing capacitor CEXT completely charged to $V_{\mbox{\footnotesize CC}}.$ When the trigger input A goes from V_{CC} to GND (while inputs B and clear are held to V_{CC}) a valid trigger is recognized, which turns on comparator C1 and N-Channel transistor N11. At the same time the output latch is set. With transistor N1 on, the capacitor CEXT rapidly discharges toward GND until $\mathrm{V}_{\mathrm{REF1}}$ is reached. At this point the output of comparator C1 changes state and transistor N1 turns OFF. Comparator C1 then turns OFF while at the same time comparator C2 turns on. With transistor N1 OFF, the capacitor $C_{\mbox{\scriptsize EXT}}$ begins to charge through the timing resistor, $R_{\mbox{\footnotesize{EXT}}},$ toward $V_{\mbox{\footnotesize{CC}}}.$ When the voltage across C_{EXT} equals V_{REF2} , comparator C2 changes state causing the output latch to reset (Q goes LOW) while at the same time disabling comparator C2. This ends the timing cycle with the one-shot in the quiescent state, waiting for the next

A valid trigger is also recognized when trigger input B goes from GND to V_{CC} (while input A is at GND and input clear is at V_{CC} 2.)

It should be noted that in the quiescent state C_{EXT} is fully charged to V_{CC} causing the current through resistor R_{EXT} to be zero. Both comparators are "OFF" with the total device current due only to reverse junction leakages. An added feature of the MM74HC423A is that the output latch is set via the input trigger without regard to the capacitor voltage. Thus, propagation delay from trigger to Q is independent of the value of C_{EXT} , R_{EXT} , or the duty cycle of the input waveform.

RETRIGGER OPERATION

The MM74HC423A is retriggered if a valid trigger occurs 3 followed by another trigger 4 before the Q output has returned to the quiescent (zero) state. Any retrigger, after the timing node voltage at pin or has begun to rise from V_{REF1} , but has not yet reached V_{REF2} , will cause an increase in output pulse width T. When a valid retrigger is initiated 4, the voltage at the R/C_{EXT} pin will again drop to V_{REF1} before progressing along the RC charging curve toward V_{CC} . The Q output will remain high until time T, after the last valid retrigger.

Because the trigger-control circuit flip-flop resets shortly after C_X has discharged to the reference voltage of the lower reference circuit, the minimum retrigger time, t_{rr} is a function of internal propagation delays and the discharge time of C_X :

$$t_{rr} = 20 + \frac{187}{V_{CC} - 0.7} + \frac{565 + (0.256\,V_{CC})\,C_X}{(V_{CC} - 0.7)^2}\,\text{ns}$$


Another removal/retrigger time occurs when a short clear pulse is used. Upon receipt of a clear, the one shot must charge the capacitor up to the upper trip point before the one shot is ready to receive the next trigger. This time is dependent on the capacitor used and is approximately:

$$t_{rr} = 20 + \frac{187}{V_{CC} - 0.7} + \frac{565 + (0.256\,V_{CC})\,C_X}{(V_{CC} - 0.7)^2}\,\text{ns}$$


RESET OPERATION

These one shots may be reset during the generation of the output pulse. In the reset mode of operation, an input pulse on clear sets the reset latch and causes the capacitor to be fast charged to V_{CC} by turning on transistor Q1 5. When the voltage on the capacitor reaches $V_{\mbox{\scriptsize REF2}}$, the reset latch will clear and then be ready to accept another pulse. If the clear input is held LOW, any trigger inputs that occur will be inhibited and the Q and Q outputs of the output latch will not change. Since the Q output is reset when an input low level is detected on the Clear input, the output pulse T can be made significantly shorter than the minimum pulse width specification.







Typical Distribution of Output




Typical 1ms Pulse Width . Variation vs. Supply







Typical 1ms Pulse Width Variation vs. Temperature



Note: R and C are not subjected to temperature. The C is polypropylene.

Absolute Maximum Ratings(Note 1)

(Note 2)

Supply Voltage (V _{CC})	-0.5V to +7.0V
DC Input Voltage (V _{IN})	$-1.5V$ to $V_{CC}+1.5V$
DC Output Voltage (V _{OUT})	$-0.5V$ to V_{CC} +0.5V
Clamp Diode Current (I _{IK} , I _{OK})	±20 mA
DC Output Current, per pin (I _{OUT})	±25 mA
DC V _{CC} or GND Current,	
per pin (I _{CC})	±50 mA
Storage Temperature Range (T_{STG})	-65°C to +150°C
Power Dissipation (P _D)	
(Note 3)	600 mW
S.O. Package only	500 mW
Lead Temperature (T _L)	
(Soldering 10 seconds)	260°C

Recommended Operating Conditions

	Min	Max	Units
Supply Voltage (V _{CC})	2	6	V
DC Input or Output Voltage	0	V_{CC}	V
(V_{IN}, V_{OUT})			
Operating Temperature Range (T _A)	-40	+85	°C
Maximum Input Rise and Fall Time			
(Clear Input)			
V _{CC} = 2.0V		1000	ns
V _{CC} = 4.5V		500	ns
$V_{CC} = 6.0V$		400	ns

Note 1: Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation Temperature Derating: Plastic "N" Package: –
12mW/°C from 65°C to 85°C.

DC Electrical Characteristics (Note 4)

Symbol	Parameter	Conditions	V _{CC}	T _A = 25°C		$T_A = -40 \text{ to } 85^{\circ}\text{C}$ $T_A = -55 \text{ to } 125^{\circ}\text{C}$		Units
Symbol			▼CC	Тур		Guaranteed L	imits	Units
V _{IH}	Minimum HIGH Level	1	2.0V		1.5	1.5	1.5	V
	Input Voltage		4.5V	ĺ	3.15	3.15	3.15	V
Ì			6.0V		4.2	4.2	4.2	V
V _{IL}	Maximum LOW Level	1	2.0V		0.3	0.3	0.3	V
Ī	Input Voltage		4.5V	ĺ	0.9	0.9	0.9	V
I			6.0V	ĺ	1.2	1.2	1.2	V
V _{OH}	Minimum HIGH Level	$V_{IN} = V_{IH}$ or V_{IL}						
Ì	Output Voltage	$ I_{OUT} \le 20 \ \mu A$	2.0V	2.0	1.9	1.9	1.9	V
l			4.5V	4.5	4.4	4.4	4.4	V
I			6.0V	6.0	5.9	5.9	5.9	V
		V _{IN} = V _{IH} or V _{IL}						V
İ		$ I_{OUT} \le 4.0 \text{ mA}$	4.5V		3.96	3.84	3.7	V
İ		$ I_{OUT} \le 5.2 \text{ mA}$	6.0V		5.46	5.34	5.2	V
V _{OL}	Maximum LOW Level	V _{IN} = V _{IH} or V _{IL}						
İ	Output Voltage	$ I_{OUT} \le 20 \ \mu A$	2.0V	0	0.1	0.1	0.1	V
l			4.5V	0	0.1	0.1	0.1	V
l			6.0V	0	0.1	0.1	0.1	V
		$V_{IN} = V_{IH}$ or V_{IL}						V
l		$ I_{OUT} \le 4 \text{ mA}$	4.5V	ĺ	0.26	0.33	0.4	V
l		$ I_{OUT} \le 5.2 \text{ mA}$	6.0V	ĺ	0.26	0.33	0.4	V
I _{IN}	Maximum Input Current	V _{IN} = V _{CC} or GND	5.0V		0.5	5.0	5.0	μА
l	(Pins 7, 15)		'	ĺ				
I _{IN}	Maximum Input Current	V _{IN} = V _{CC} or GND	6.0V		±0.1	±1.0	±1.0	μА
İ	(all other pins)							
I _{CC}	Maximum Quiescent	V _{IN} = V _{CC} or GND	6.0V		8.0	80	160	μА
İ	Supply Current (standby)	$I_{OUT} = 0 \mu A$						
I _{CC}	Maximum Active Supply	V _{IN} = V _{CC} or GND	2.0V	36	80	110	130	μА
l	Current (per	$R/C_{EXT} = 0.5V_{CC}$	4.5V	0.33	1.0	1.3	1.6	mA
ı	monostable)		6.0V	0.7	2.0	2.6	3.2	mA

Note 4: For a power supply of 5V ±10% the worst-case output voltages (V_{OH}, V_{OL}) occur for HC at 4.5V. Thus the 4.5V values should be used when design ing with this supply. Worst-case V_H and V_{IL} occur at V_{CC} = 5.5V and 4.5V respectively. (The V_{IH} value at 5.5V is 3.85V.) The worst-case leakage current (I_{IN}, I_{CC}, and I_{OZ}) occur for CMOS at the higher voltage and so the 6.0V values should be used.

AC Electrical Characteristics

 $V_{CC} = 5V$, $T_A = 25^{\circ}C$, $C_L = 15$ pF, $t_r = t_f = 6$ ns


Symbol	Parameter	Conditions	Тур	Guatanteed Limit	Units
t _{PLH}	Maximum Trigger Propagation		22	33	ns
	Delay, A, B to Q				
t _{PHL}	Maximum Trigger Propagation		25	42	ns
	Delay, A, B to Q				
t _{PHL}	Maximum Propagation Delay,		20	27	ns
	Clear to Q				
t _{PLH}	Maximum Propagation Delay,		22	33	ns
	Clear to Q				
t _W	Minimum Pulse Width, A, B or		14	26	ns
	Clear				
t _{REM}	Minimum Clear Removal Time			0	ns
t _{WQ(MIN)}	Minimum Output Pulse Width	C _{EXT} = 28 pF	400		ns
		$R_{EXT} = 2 k\Omega$			
t _{WQ}	Output Pulse Width	C _{EXT} = 1000 pF	10		μs
		$R_{EXT} = 10 \text{ k}\Omega$			


AC Electrical Characteristics

 $C_L\!=\!50$ pF $t_f\!=\!t_f\!=\!6$ ns (Unless otherwise specified)

Symbol	Parameter	Conditions		v _{cc}	T _A = 25°C		T _A = -40 to 85°C	T _A = -55 to 125°C	Units
Symbol	raiailletei				Тур		Guaranteed Limits		Units
t _{PLH}	Maximum Trigger Propagation			2.0V	77	169	194	210	ns
	Delay, A or B to Q			4.5V	26	42	51	57	ns
				6.0V	21	32	39	44	ns
t _{PHL}	Maximum Trigger Propagation			2.0V	88	197	229	250	ns
	Delay, A or B to Q			4.5V	29	48	60	67	ns
				6.0V	24	38	46	51	ns
t _{PHL}	Maximum Propagation			2.0V	54	114	132	143	ns
	Delay, Clear to Q			4.5V	23	34	41	45	ns
				6.0V	19	28	33	36	ns
t _{PLH}	Maximum Propagation			2.0V	56	116	135	147	ns
	Delay, Clear to Q			4.5V	25	36	42	46	ns
				6.0V	20	29	34	37	ns
t _W	Minimum Pulse Width			2.0V	57	123	144	157	ns
	A, B, Clear			4.5V	17	30	37	42	ns
				6.0V	12	21	27	30	ns
t _{REM}	Minimum Clear			2.0V	0	0	0	0	ns
	Removal Time			4.5V	0	0	0	0	ns
				6.0V	0	0	0	0	ns
t _{WQ}	Output Pulse Width	$C_{EXT} = 0.1 \mu F$	Min	5.0V	1	0.9	0.86	0.85	ms
		$R_{EXT} = 10 \text{ k}\Omega$							
			Max	5.0V	1	1.1	1.14	1.15	ms
t_{TLH},t_{THL}	Maximum Output Rise			2.0V	30	75	95	110	ns
	and Fall Time			4.5V	8	15	19	22	ns
				6.0V	7	13	16	19	ns
C _{PD}	Power Dissipation				83				pF
	Capacitance (Note 5)								
C _{IN}	Maximum Input				12	20	20	20	pF
	Capacitance (Pins 7 & 15)								
C _{IN}	Maximum Input				6	10	10	10	pF
	Capacitance (other inputs)								

Note 5: C_{PD} determines the no load dynamic power consumption, $P_D = C_{PD} \ V_{CC}^2 \ f + I_{CC} \ V_{CC}$, and the no load dynamic current consumption, $I_S = C_{PD} \ V_{CC} \ f + I_{CC}$.





Physical Dimensions inches (millimeters) unless otherwise noted (Continued) $\frac{0.740 - 0.780}{(18.80 - 19.81)}$ 16 15 14 13 12 11 10 9 16 15 INDEX 0.250 ± 0.010 (6.350 ± 0.254) PIN NO. 1 IDENT 1 2 3 4 5 6 7 8 1 2 _ IDENT OPTION 01 OPTION 02 $\frac{0.065}{(1.651)}$ $\frac{0.130 \pm 0.005}{(3.302 \pm 0.127)}$ $\frac{0.060}{(1.524)}$ TYP 4° TYP OPTIONAL 0.300 **-** 0.320 (7.620 **-** 8.128) ¥ $\frac{0.145 - 0.200}{(3.683 - 5.080)}$ 95°±5° 0.008 = 0.016 (0.203 = 0.406) TYP 90° ± 4° TYP $\frac{0.020}{(0.508)}$ MIN 0.280 (7.112) MIN 0.125 **-** 0.150 (3.175 **-** 3.810) $\frac{0.030 \pm 0.015}{(0.762 \pm 0.381)}$ 0.014 - 0.023 0.100 ± 0.010 (0.325 +0.040 -0.015 (0.356 - 0.584)(2.540 ± 0.254) TYP 0.050 ± 0.010 N16E (REV F) (8.255 **+**1.016 **-**0.381)

16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com